Acceleration of Deep Learning on FPGA

Huyuan Li

University of Windsor

Follow this and additional works at: https://scholar.uwindsor.ca/etd

Recommended Citation

https://scholar.uwindsor.ca/etd/5947

This online database contains the full-text of PhD dissertations and Masters’ theses of University of Windsor students from 1954 forward. These documents are made available for personal study and research purposes only, in accordance with the Canadian Copyright Act and the Creative Commons license—CC BY-NC-ND (Attribution, Non-Commercial, No Derivative Works). Under this license, works must always be attributed to the copyright holder (original author), cannot be used for any commercial purposes, and may not be altered. Any other use would require the permission of the copyright holder. Students may inquire about withdrawing their dissertation and/or thesis from this database. For additional inquiries, please contact the repository administrator via email (scholarship@uwindsor.ca) or by telephone at 519-253-3000ext. 3208.
Acceleration of Deep Learning on FPGA

by

Huyuan Li

A Thesis
Submitted to the Faculty of Graduate Studies through the Department of Electrical and Computer Engineering in Partial Fulfillment of the Requirements for the Degree of Master of Applied Science at the University of Windsor

Windsor, Ontario, Canada

2017

© 2017, Huyuan Li
Acceleration of Deep Learning on FPGA

by

Huyuan Li

APPROVED BY:

______________________________
T. Bolisetti
Department of Civil and Environmental Engineering

______________________________
H. Wu
Department of Electrical and Computer Engineering

______________________________
M. Khalid, Advisor
Department of Electrical and Computer Engineering

Feb 14, 2017
AUTHOR'S DECLARATION OF ORIGINALITY

I hereby certify that I am the sole author of this thesis and that no part of this thesis has been published or submitted for publication.

I certify that, to the best of my knowledge, my thesis does not infringe upon anyone's copyright nor violate any proprietary rights and that any ideas, techniques, quotations, or any other material from the work of other people included in my thesis, published or otherwise, are fully acknowledged in accordance with the standard referencing practices. Furthermore, to the extent that I have included copyrighted material that surpasses the bounds of fair dealing within the meaning of the Canada Copyright Act, I certify that I have obtained a written permission from the copyright owner(s) to include such material(s) in my thesis and have included copies of such copyright clearances to my appendix.

I declare that this is a true copy of my thesis, including any final revisions, as approved by my thesis committee and the Graduate Studies office, and that this thesis has not been submitted for a higher degree to any other University or Institution.
ABSTRACT

In recent years, deep convolutional neural networks (ConvNet) have shown their popularity in various real world applications. To provide more accurate results, the state-of-the-art ConvNet requires millions of parameters and billions of operations to process a single image, which represents a computational challenge for general purpose processors. As a result, hardware accelerators such as Graphic Processing Units (GPUs) and Field Programmable Gate Arrays (FPGAs), have been adopted to improve the performance of ConvNet. However, GPU-based solution consumes a considerable amount of power and a traditional RTL design on FPGA requires tedious development that is very time-consuming.

In this work, we propose a scalable and parameterized end-to-end ConvNet design using Intel FPGA SDK for OpenCL. To validate the design, we implement VGG 16 model on two different FPGA boards. Consequently, our designs achieve 306.41 GOPS on Intel Stratix A7 and 318.94 GOPS on Intel Arria 10 GX 10AX115. To the best of our knowledge, this outperforms previous FPGA-based accelerators. Compared to the CPU (Intel Xeon E5-2620) and a mid-range GPU (Nvidia K40), our design is 24.3X and 1.7X more energy efficient respectively.
DEDICATION

To God, my parents and my wife, for all their love, kindness and support.
ACKNOWLEDGEMENTS

First of all, I would like to thank my supervisor Dr. Mohammed Khalid, for his patient guidance, encouragement, and advice during my research and study at the University of Windsor. His willingness to offer me so much of his time and intellect is the main reason of this thesis completion. It was a real privilege and an honor for me to share of his exceptional knowledge and his deep insights.

I would like to appreciate my thesis committee members Dr. Tirupati Bolisetti and Dr. Huapeng Wu for generously offering their time, encouragement and perceptive comments.

I would like to acknowledge Ryan Tang for his technical assistance and suggestions on selecting research topics. I would also like to thank Mohamed Abdinur and Mohammad Momen for the interesting discussion on the research problems.

I would also express my appreciation to my colleagues and friends, Chunyu Mao, Akilan Thangarajah, Liyuan Liu, Pengzhao Song, Xuhui Zhong, Brian & Jennifer Moffatt, David & Cristina Lahoud and Sam & Sue Mannina for their generous support and help.

A special gratitude goes to my beloved family for their support. I thank my parents for their wholehearted love, financial support, and encouragement. I appreciate my wife for her endless assistance and inspiration in the work and life. Without them, this thesis would not be completed.

Finally, I would like to extend my sincere thanks to my dear God, who let me through all the difficulties with His unconditional love for me.

Huyuan Li
# TABLE OF CONTENTS

**AUTHOR’S DECLARATION OF ORIGINALITY**  iii  

**ABSTRACT**  iv  

**DEDICATION**  v  

**ACKNOWLEDGEMENTS**  vi  

**LIST OF TABLES**  x  

**LIST OF FIGURES**  xi  

**LIST OF ACRONYMS**  xiii  

## 1 Introduction  

1.1 Motivation ............................................. 1  

1.2 Objectives ........................................... 2  

1.3 Contributions ......................................... 2  

1.4 Organization .......................................... 3  

## 2 Background and Related Work  

2.1 FPGA Architecture ..................................... 5  

2.2 High-Level Synthesis .................................. 6  

2.3 Overview of OpenCL  

2.3.1 Platform Model ..................................... 8  

2.3.2 Execution Model .................................... 8  

2.3.3 Memory Model ...................................... 10  

2.3.4 Programming Model  

vii
# LIST OF TABLES

2.1 Overview of High-Level Synthesis Tools ........................................... 7
2.2 OpenCL memory model for FPGAs ......................................................... 13
4.1 The Complexity of VGG 16 Model ......................................................... 35
5.1 The Comparison of FPGA Accelerators ................................................. 47
5.2 The Accuracy Comparison ................................................................. 48
5.3 Performance Model on Throughput-oriented Configuration ...................... 56
5.4 Power Consumption of Accelerators ....................................................... 57
5.5 The Comparison with Previous FPGA Works ......................................... 59
5.6 The Comparison with Other Platforms .................................................. 60
# LIST OF FIGURES

2.1 Intel Arria 10 Architecture .............................................. 6
2.2 OpenCL Platform Model .................................................. 8
2.3 OpenCL Execution Model in 2D Range ................................. 10
2.4 OpenCL Memory Model ................................................... 11
2.5 Feedforward Neural Networks .......................................... 14
2.6 The Comparison between Three Popular Activation Functions .... 15
2.7 The Example of Convolutional Neural Network for Image Classification 16
2.8 The Example of Pooling Layer .......................................... 19
3.1 Intel FPGA Design Flow .................................................. 25
3.2 Pictorial Depiction of Accelerated System ........................... 26
3.3 The Comparison between Data Parallelism and Loop Parallelism ... 28
4.1 The Data Layout Comparison Between ”NHW” and ”HWN”. ....... 37
4.2 Task Parallelism in Proposed Design ................................... 40
4.3 Decomposition of 3D Convolution ....................................... 41
4.4 The Block Diagram of Proposed System ................................. 45
5.1 ALUTs Utilization on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$ .................................................... 50
5.2 LEs Utilization on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$ .................................................... 50
5.3 Register Utilization on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$ .................................................... 51
5.4 M20K Utilization on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$ .................................................... 51
5.5 DSP Utilization on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$ .................................................... 52
5.6 Throughput on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$ .................................................... 52
5.7 ALUTs Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$ .................................................... 53
5.8 LEs Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$ .................................................... 54
5.9 Register Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$ 54
5.10 M20K Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$ 55
5.11 DSP Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$ 55
5.12 Throughput on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$ 56
LIST OF ACRONYMS

ALMs  Adaptive Logic Modules

AOC  Intel Offline Compiler

API  Application program interface

ASIC  Application Specific Integrated Circuits

BSP  Board Support Package

CAD  Computer Aided Design

ConvNet  Convolutional Neural Networks

CU  Compute Unit

CUDA  Compute Unified Device Architecture

FC  Fully-Connected

FFT  fast Fourier Transform

FIFO  First-In, First-Out

FLOPS  Floating Point Operations Per Second

FPGA  Field Programmable Gate Arrays

GCC  GNU Compiler Collection

GOPS  Giga oprations per sec

GPU  Graphic Processing Units

HDL  Hardware Description Languages

HLS  High-level Synthesis
HMC  Hybrid Memory Cube

HPC  High Performance Computing

ILSVRC  ImageNet Large Scale Visual Recognition Challenge

K40  Kepler 40

LEs  Logic Elements

LOC  Lines of Code

LRN  Local Response Normalization

MLPs  Multilayer Perceptrons

OpenCL  Open Computing Language

ReLU  Rectified Linear Unit

RTL  Register transfer level

SDRAM  Synchronous Dynamic Random Access Memory

SIMD  Single Instruction Multiple Data

SPMD  Single Program Multiple Data

SRAM  Static Random Access Memory

TDP  Thermal Design Power

W  Watt
1 Introduction

1.1 Motivation

In recent years, artificial intelligence and deep learning have shown their utility and effectiveness in solving many real world computation intensive problems. At the center of this resurgence is the artificial neural network, more specifically the convolutional neural network (ConvNet) [1]. The ConvNet has been demonstrated as an effective method for various applications including image [2] and video classification [3], document processing [4] and speech recognition [5]. To provide more accurate results, the state-of-the-art ConvNet requires millions of parameters and billions of operations to process a single image, which represents a computational challenge for general purpose processors. As a result, hardware accelerators such as Graphic Processing Units (GPU) [6][7][8], Field Programmable Gate Arrays (FPGA) [9][10], and Application Specific Integrated Circuits (ASIC) [11][12], have been utilized to improve the throughput of the ConvNet.

Among these accelerators, GPUs are the most widely used to improve both training and classification process of ConvNet, thanks to their high throughput and memory bandwidth. However, GPUs consume a considerable amount of power which is another important evaluation metric in the modern digital systems. ASIC design, on the other hand, has achieved high throughput with low power consumption by assigning dedicated resources and customizing memory hierarchy. But the development time and cost is significantly high compared to other solutions. As an alternative, FPGA-based accelerators provide high throughput, low power consumption, and reconfigurability at a reasonable price.

Three [9][10][13] of FPGA-based ConvNet designs have proven that it is feasible to implement end-to-end inference of deep ConvNet. Two [10][13] of these designs used the traditional Register transfer level (RTL) implementation, which requires tedious
design and debugging process resulting in longer time-to-market. The introduction of high-level synthesis (HLS) enables developers to program FPGAs using high-level language such as C and C++ to accelerate the design process. While HLS tools provide developers easy-to-use programming model for FPGA, being able to fully utilize the fine-grained architecture to achieve peak performance presents challenges. In [14], the author showed several optimization skills on FPGA which leads up to 20X speedup compared with baseline design in N-body application. Although Suda et al. [9] have shown promising results on ConvNet by using HLS method, there is still more parallelism can be achieved.

1.2 Objectives

Motivated by the issues mentioned in the section above, the objective of this thesis is to answer two main question as follows:

- How to optimize HLS design when targeting Intel FPGAs?

- Can FPGAs outperform other HPC platforms on deep ConvNet by using Intel FPGA SDK for OpenCL?

1.3 Contributions

The contributions of this work are as follows:

- Due to the different architecture from other parallel accelerators, optimization strategy on FPGA is unique which is an open problem. In this work, we present a systematic tuning scheme for HLS tools targeting Intel FPGAs.

- We present complexity analysis on deep ConvNet based upon VGG 16 model which requires over 30 billion operations using 138 million parameters.
• We propose a scalable and parameterized ConvNet design using Intel FPGA SDK for OpenCL targeting Intel FPGA. As a result, our architecture achieved overall throughput of 306.41 GOPS on Intel Stratix A7 and 318.94 GOPS on Intel Arria 10 GX 10AX115 when implementing VGG 16 model.

• We compare our results with recent FPGA-based works and designs from other HPC platforms. To the best of our knowledge, this is the best result reported on FPGA accelerators on ConvNet. Compared to the CPU (Intel Xeon E5-2620) and a mid-range GPU (Nvidia K40), our design is 24.3X and 1.7X more energy efficient respectively.

1.4 Organization

The rest of this thesis is organized as follows:

Chapter 2 provides background information on FPGAs, High-level Synthesis, OpenCL, and supervised machine learning and related work on Convolutional Neural Networks implementation. We first provide a brief overview of FPGA architecture followed by an introduction to FPGA design method called High-level Synthesis. Then we give a basic knowledge of design tools used in this work, OpenCL framework and Intel FPGA SDK for OpenCL. We also provide the background on supervised machine learning, including two typical widely used neural network architectures: Feedforward Neural Networks and Convolutional Neural Networks. Finally, we discuss related work by reviewing state-of-the-art literature. It consists of three sections, where we present the most recent progress of Convolutional Neural Networks on GPUs, ASIC, and FPGAs.

In Chapter 3, we discuss the design flow and optimization schemes of the design tool used in this work. We begin by a discussion on OpenCL design flow, followed by optimization strategies on OpenCL design for FPGA, including parallelism optimization, throughput optimization, and communication optimization.
In Chapter 4, we present the methodology used in this work. It starts with analyzing computational complexity and space complexity of the architecture. It also provides the discussion on data quantization and data arrangement to improve the performance. Then, we describe detailed hardware design of the proposed Convolutional Neural Network architecture.

Chapter 5 provides the testing and evaluation results of the proposed system. It begins with the summary of experimental setup including software and hardware information. Then the performance of the proposed design is analyzed in terms of accuracy, resource utilization, throughput, and power consumption. Finally, we compare our design with contemporary FPGA-based implementation as well as the work on other HPC platforms.

Chapter 6 summarizes the results obtained by this research and gives suggestions on future work.
2 Background and Related Work

Recently, the utilization of many-core architecture is popular in the HPC area to meet ever-increasing computation demand. Compared to other systems, general purpose GPU is widely chosen, due to the programming simplicity as well as the combination of instruction and data parallelism\[15\]. In \[16\], the author shows that to develop faster and more energy-efficient architectures, low level architecture like memory organization and interconnect topology needs to meet algorithmic requirements. Also, it has been estimated that half the lifetime cost of HPC platforms is devoted to electrical power consumption\[17\]. For these reasons, FPGAs will be favorable in the HPC domain, as they provide reconfigurable hardware resources and low power consumption. The following sections introduce FPGA architecture, the Intel FPGA SDK for OpenCL and the accelerator used in this work.

2.1 FPGA Architecture

A Field Programmable Gate Array (FPGA) is a large integrated circuit that can be used to create custom logic functions and perform specific tasks as a digital circuit. While ASIC outperforms FPGA in terms of throughput and power consumption\[18\], FPGA development is much more cost effective and fast.

The modern FPGA consists of two parts: fine-grained programmable logic blocks including adaptive logic modules (ALMs) and coarse-grained functional logic components such as memory blocks, DSP blocks, communication blocks and soft-core processor. Xilinx and Altera (Acquired by Intel) are the current FPGA market leaders, who control over 70% of the market\[19\]. The layout of different hardware resources on Intel Arria 10 FPGA is shown in the Fig. 2.1.
The FPGA implementation conventionally needs to describe hardware at Register transfer level (RTL) or even at the gate level using Hardware Description Languages (HDL) such as Verilog and VHDL. These HDL models can be synthesized and placed and routed on the target FPGA board by Computer Aided Design (CAD) tools. Unlike traditional software programming language C/C++ or Java, HDL design requires extensive hardware knowledge and tedious debugging process. These challenges have caused engineers to embrace CPU and GPU based solutions over FPGA implementation.

2.2 High-Level Synthesis

High-level synthesis (HLS) is a methodology that provides optimized hardware synthesis from high-level programming language specifications such as C/C++ and System C. HLS tools allow designers to use a software program to specify the target system functionality, enabling them to exploit hardware advantages without building up hardware expertise. Several commercial and academic HLS CAD tools are currently available. Table 2.1 lists some of these HLS tools. The Intel SDK for OpenCL
is used in this research for targeting Intel FPGAs.

Table 2.1: Overview of High-Level Synthesis Tools, adopted from [21]

<table>
<thead>
<tr>
<th>Compiler</th>
<th>Input</th>
<th>Output</th>
<th>Owner</th>
<th>License</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHC</td>
<td>C subset</td>
<td>VHDL/Verilog</td>
<td>Altium</td>
<td>Commercial</td>
</tr>
<tr>
<td>CtoS</td>
<td>System C</td>
<td>VHDL/Verilog</td>
<td>Cadence</td>
<td>Commercial</td>
</tr>
<tr>
<td>Symphony C</td>
<td>C/C++</td>
<td>VHDL/Verilog System C</td>
<td>Synopsys</td>
<td>Commercial</td>
</tr>
<tr>
<td>LegUP</td>
<td>C</td>
<td>Verilog</td>
<td>U. Toronto</td>
<td>Academic</td>
</tr>
<tr>
<td>Bambu</td>
<td>C</td>
<td>Verilog</td>
<td>PoliMi</td>
<td>Academic</td>
</tr>
<tr>
<td>Intel FPGA SDK for OpenCL</td>
<td>C/C++</td>
<td>Verilog</td>
<td>Intel</td>
<td>Commercial</td>
</tr>
<tr>
<td></td>
<td>with OpenCL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vivado HLS</td>
<td>C/C++</td>
<td>VHDL/Verilog System C</td>
<td>Xilinx</td>
<td>Commercial</td>
</tr>
<tr>
<td></td>
<td>System C</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

2.3 Overview of OpenCL

Open Computing Language (OpenCL) is an industry standard framework for programming heterogeneous parallel systems, which consists of one or more CPUs, GPUs, DSPs, and FPGAs. OpenCL specifies a programming standard based on C99 and a set of Application Program Interface (API). Compared to Compute Unified Device Architecture (CUDA), OpenCL provides functional portability for different devices. OpenCL is an open source maintained by Khronos Group and supported by a variety of companies including Intel, AMD, Apple, ARM Holdings, Creative Technology, IBM, Imagination Technologies, Nvidia, Qualcomm, Samsung, Vivante, Xilinx, and ZiiLABS\[22\].

OpenCL framework has four models that will be discussed below.
2.3.1 Platform Model

A single platform consists of a host and one or more devices as shown in Fig. 2.2. The host is usually a CPU which is responsible for runtime control over devices. Any device under the OpenCL platform is a combination of one or more compute units, which are broken down into processing units. The actual computing takes place on processing units.

![OpenCL Platform Model](image)

Fig. 2.2: OpenCL Platform Model, taken from [23]

2.3.2 Execution Model

OpenCL program also needs two parts: host code and kernel code. Host code is a general C/C++ code with some API for managing the program objects, memory objects and the kernels in a context through command queues. Kernel codes contain the core computational part of the application which executes on the devices.

- **Context:**

  The context is created for one or more devices, containing all necessary information for targeting devices.
• **Program Objects:**

The program is including the binary implementation of the kernels, providing a dynamic library for multiple kernels during runtime.

• **Memory Objects:**

Memory objects are input and output data for kernels, which are used to transfer data between the host and the devices. The details of memory will be illustrated in the following section.

• **Command Queue:**

In order to maintain the execution of commands within the host, command queue is needed. There are three kinds of commands: Memory commands for transferring memory, Kernel commands for launching kernels and Synchronization commands for assigning manual synchronization point in the host codes.

• **Work Items and Work Groups:**

Many instances of the kernel are executed in parallel, and each instance is called *work-item*. Work-items are grouped in a multi-dimensional space, which can be one, two or three dimensions. In each dimension, they are recognized by their index, namely *global IDs* that is unique throughout the index space. Each work-item execute the same code on different data. Work-items are organized in another multi-dimensional collection called *work-group*. Each work-group is assigned a *group ID*, and within it, the work-item has a *local ID*.

Fig. 2.3 illustrates how the work-items are mapped in a 2D range space of index. In the example, we have 10x10 work-items which are evenly divided into four work-groups. The work-group with the index of (0,1) is shown on the right, which consists of 5x5 work-items.

OpenCL ensures that all work-items in a work-group execute concurrently. However, work-items from different work-groups cannot be guaranteed to run
at the same time.

2.3.3 Memory Model

The four memory types that are available in the OpenCL framework are illustrated in Fig. 2.4 and are as follows:

- **Global Memory:**
  A memory region that is visible and accessible to the host and all work-items in the devices for read/write purpose.

- **Constant Memory:**
  This subset of memory is a read-only global memory that stores constant data during a kernel execution. The constant memory access is faster than common global memory, as constant data is copied onto on-chip cache before launching the kernel.

- **Local Memory:**
Local memory is accessible for work-items within the same work-group, which enables work-items to communicate with each other within the work-group.

- **Private Memory:**
  The memory region is only visible for a single work-item.

---

**2.3.4 Programming Model**

There are two kinds of parallel programming models in the OpenCL: *data parallelism* and *task parallelism*. In data parallel model, each work-item processes different elements of a data set concurrently according to its global ID. Such data parallelism can be further classified as Single Program Multiple Data(SPMD) and Single Instruction Multiple Data(SIMD). In a task parallelism, a large number of kernels with a single work-item execute at the same time. In GPU programming, data parallelism is
preferable over task parallelism due to its fixed architecture, while in FPGA design, both models can lead to high throughput.

2.4 Intel FPGA SDK for OpenCL

As one of HLS tools, Intel OpenCL SDK provides a high-level abstraction for FPGA programming. For CPUs or GPUs, a parallel program is compiled to fit von Neumann fixed architecture according to a sequence of instructions. Every calculation requires fetching instructions and transferring data between register files and memory system, which leads to inefficiency. Intel OpenCL SDK solution, in contrast, generates a highly customizable architecture. In this paradigm hardware resources are tailored to the algorithm being executed. Thus customized hardware can perform faster and more power-efficiently than von Neumann processors [24].

For the memory system in Intel OpenCL SDK, global memory is mapped to external memory in the FPGA system, which can be DDR3 synchronous dynamic random access memory (SDRAM), DDR2 SDRAM, DDR SDRAM, and QDR II static random access memory (SRAM) [25]. This types of memory have large capacity but long latency. Constant memory, a special case of global memory, is loaded into cache during the runtime. Local memory resides in embedded region of FPGA, providing much lower latency and higher bandwidth than global memory. This memory region split into N logical banks to handle N request per clock cycle. Lastly, Intel OpenCL SDK solution assigns private memory using FPGA on-chip registers. OpenCL memory model for FPGAs is summarized in Table 2.2.
Table 2.2: OpenCL memory model for FPGAs

<table>
<thead>
<tr>
<th>OpenCL Memory</th>
<th>FPGA memory</th>
<th>DE5a-Net</th>
</tr>
</thead>
<tbody>
<tr>
<td>Global</td>
<td>External</td>
<td>2 x 4GB DDR3-SODIMM</td>
</tr>
<tr>
<td>Constant</td>
<td>Cache C</td>
<td>16kB DDR3(default)</td>
</tr>
<tr>
<td>Local C</td>
<td>On-Chip memory</td>
<td>M20K</td>
</tr>
<tr>
<td>Private</td>
<td>On-Chip register</td>
<td>register</td>
</tr>
</tbody>
</table>

The Intel OpenCL SDK supports the OpenCL 1.0 specification with some flexible requirements and advanced features. As an example of these extensions, we can point to the advantage of using I/O channels and kernel channels, which appeared in OpenCL 2.0. Intel’s channel extension allows the transfer of data between work-items in the same kernel or different kernels by means of a first-in, first-out (FIFO) buffer defined with a channel ID and depth. This makes it possible to pass data between kernels without additional synchronization and without host interaction \[26\]. Additionally, a work-item will stall if it attempts to read from an empty buffer or write to a full channel, and thus channels may also be used as synchronization points between two work-times. \[27\].

### 2.5 Supervised Machine Learning

Machine learning algorithms can be widely classified as unsupervised or supervised by learning experience during a training process. Unsupervised learning algorithms experience a dataset containing many features, then learn useful properties of the structure of the dataset. Using these properties, one can achieve probability distribution or divide the dataset into clusters. On the other hand, supervised learning algorithms experience a dataset containing the feature, but each example is also associated with a label or target \[28\]. For example, large data set of images of animals with labels go through training and generates internal adjustable parameters called weights. After learning process, animal images can be categorized as a certain label,
such as dog or cat, using these parameters. The key difference between these two learning schemes is the availability of desired output, a target. Supervised learning is the most common form of machine learning that is including linear regression, classification, and structured output problem.

2.5.1 Feedforward Neural Networks

Feedforward neural networks, or multilayer perceptrons (MLPs), are the essential deep learning models. The goal of a feedforward network is to approximate some measurable function \( f^* \). For a classifier, \( y = f^*(x) \) maps an input unit \( x \) to a category output unit \( y \). A feedforward network defines a mapping \( y = f(x; \theta) \), and learns the value of the \( \theta \) that result in the best function approximation [28]. In the neural network terminology, the layer is used to express a collection of units. The middle layer between input and output layer is called hidden layer. The other two important

![Feedforward Neural Networks](image-url)

Fig. 2.5: Feedforward Neural Networks, taken from [29]
term, weights and bias are introduced to express the importance of the respective the inputs to the output.

The Fig. 2.5a provides a simple Feedforward neural network example with only two input units, two hidden layers, and one output. Each hidden layer is made up of a set of hidden units, where each unit is fully-connected to all units in the previous layer. Part b shows how small changes in the input unit effect in the output unit according to the chain rule of derivatives [29]. In the c and d the forward pass and the backward propagation are illustrated. At each layer, as shown in c, a weighted sum of input units combined with bias adjustment is followed by an activation function $f(dot)$ which introduces non-linearity into the system. There are three popular non-linear function, shown in Fig. 2.6 used in the neural network: Sigmoid, $\tanh(x)$ and \textbf{Rectified Linear Unit (ReLU)} that is discussed in the following section. During the backward training process, the cost function of the error between target and output unit is first computed. Then adjustment of weight is calculated using gradient descent method.

Fig. 2.6: The Comparison between Three Popular Activation Functions
2.5.2 Convolutional Neural Networks

Feedforward neural networks are able to handle the problem with relatively small-sized input. However, such a network architecture does not take into account the spatial structure of the large dataset like images, as a fully-connected structure is scalable. For example, an RGB image of size 500x500 would need 500*500*3=750,000 weights which are not manageable in ordinary neural networks. Convolutional neural networks[30], also known as CNNs or ConvNets, resolved these issues, which are specialized kind of neural network for processing data that has a known, grid-like topology [28]. ConvNets is a sequence of distinct layers. Five main types of layers to build ConvNet architecture are: Convolutional Layer, ReLU Layer, Pooling Layer, Fully-Connected Layer and Normalization Layer. Convolutional layer takes an image as an input, and compute regional weighted sum operation resulting in a matrix called feature map. This feature map is fed into ReLU layer to apply a $\max(x, 0)$ function and then forwarded to Pooling layer to perform down sampling. Fully-Connected (FC) layer operates same as the regular neural network but with a smaller dataset, resulting in the final class score. In typical ConvNet architecture such as AlexNet[2], two or three stages of Convolutional, ReLU, and Pooling layers are stacked followed by two or three FC layers. The details of the individual layers

![Convolutional Neural Network Diagram](image-url)
are described below.

- **Convolutional Layer:**

  The Convolutional layer is the core functional part in the ConvNet that is responsible for more than 90% computation [31]. The convolution operation in the discrete system can be expressed as follows:

  \[ s(t) = (x * f)(t) = \sum_{\alpha=-\infty}^{\infty} x(\alpha)f(t - \alpha) \]  

  where \(x(t)\) and \(f(\alpha)\) are two input functions with discrete valuable \(t\). In ConvNet terminology, two input function is referred as the input and weight function, and output is referred as the feature map. The convolution is often used in 2D space. For example, a monochrome image \(I\) can be convolved with a 2D filter function \(f\), which is expressed as:

  \[ s(i, j) = (I * f)(i, j) = \sum_{m=-\infty}^{\infty} \sum_{n=-\infty}^{\infty} I(m, n)f(i - m, j - n). \]  

  where variables \((i, j)\) and \((m, n)\) are the index over the horizontal and vertical axis. Many machine learning libraries implement cross-correlation but call it convolution [28]. The cross-correlation is the same as convolution without flipping the weight function:

  \[ s(i, j) = (I * f)(i, j) = \sum_{m=-\infty}^{\infty} \sum_{n=-\infty}^{\infty} I(i + m, j + n)f(m, n). \]  

  Through the particular convolutional filter, features, such as line, curve, in the local field of the image can be extracted. In the common ConvNet architecture, multiple filters are embedded in a single convolutional layer to learn different features in the image. At each layer, the output of convolutional layer is:
\[ S(i, j) = \sigma(b + (I \ast f)(i, j)) = \sigma(b + \sum_{m=-\infty}^{\infty} \sum_{n=-\infty}^{\infty} I(i + m, j + n)f(m, n)). \] (4)

Here, \( \sigma \) is the activation function mentioned in the common neural network and \( b \) is the bias value. The shared weight array \( f \) is normally smaller than 5x5. These shared parameters along with local connectivity make ConvNet more computationally efficient than Feedforward neural network.

- **ReLU Layer:**

Rectified Linear Unit (ReLU) can be implemented by thresholding a matrix at zero, while Sigmoid or \( \tanh(x) \) activation functions involve expensive arithmetic operations. Additionally, ReLU has a non-saturation form that accelerates the convergence of stochastic gradient descent. ReLU has become very popular in the last few years in ConvNet architecture. The equation of ReLU is very simple as follows:

\[ f(x) = \max(0, x). \] (5)

- **Pooling Layer:**

One of the typical operators in a ConvNet is Pooling. In a Pooling layer, convolved feature maps are condensed by a statistical summary of the nearby feature values. This operation is feasible due to the fact that images have the regional property. After pooling operation, the spatial size of feature values is reduced, resulting less computational tasks to perform in the flowing layer. Common choices of the pooling operator include \( \max - \text{pooling} \) and \( \text{average} - \text{pooling} \). The max-pooling is defined as:
\[ S(i, j) = \max \{ S(i', j') : i \leq i' < i + p, j \leq j' < j + p \}. \]  

(6)

where \( p \) is the window size of the operator. Fig. 2.8 shows an example of max-pooling operation on a feature map with a 2x2 window.

![Fig. 2.8: The Example of Pooling Layer](image)

- **FC Layer:**
  The FC layer is the traditional component in the Feedforward neural network, in which every unit from the pooling layer connects to every unit of the output layer. The feature maps from the convolutional and pooling layers represent distributed high-level attribute of the input image. The FC layers are designed to combine these extracted features to classify the input image to various classes. The forward pass of the \( l \)th FC layer is computed as:

\[ S^{l+1} = \sigma(b^l + F^l \times W^l). \]  

(7)

FC layer can be easily converted to Convolutional layer, by adjusting filter size of the convolution operator, which is particularly useful in practice.
- **Normalization Layer:**

There is another type of layers in ConvNet, called Normalization layer that is implemented to accelerate training process. In this work, we will focus Local Response Normalization (LRN), which is used in the AlexNet. The core idea behind this layer is to encourage some largely activated unit and form a local maximum. The formula of LRN is as follows:

\[
y_{i,j}^{k'} = \frac{x_{i,j}^{k'}}{\left( N + \alpha \sum_{k \in G(k')} (x_{i,j}^{k'})^2 \right)^{\beta}}
\]

(8)

where \(x_{i,j}^{k'}\) represents activated feature unit from the \(k\)th convolutional filter at the position\((i,j)\),

\(y_{i,j}^{k'}\) represents the output of LRN layer from the \(k\)th convolutional filter at the position\((i,j)\),

\(G(k') = [k' - \lfloor n/2 \rfloor, k' + \lceil n/2 \rceil]\) is a group of \(n/2\) consecutive neighbor of \(k\)th element in the feature map,

\(N,\alpha\) and \(\beta\) are the hyper-parameters. In the AlexNet they are assigned as \(N = 2, \alpha = 10e - 4\) and \(\beta = 0.75\).

### 2.6 Related Work

For past decade, ConvNet has been applied to numerous applications including image classification, natural language processing, recommender system, etc. In this chapter, we review ConvNet implementations on the different hardware accelerators including GPUs, ASICs, and FPGAs.
2.6.1 Convolutional Neural Networks on GPUs

GPUs are designed for high throughput and modern GPUs can achieve thousands of floating point operations per second (FLOPS). As a workstation GPU, Kepler 40 (K40) GPU accelerator from Nvidia is able to compute more than four thousands of single precision floating point multiply and add each clock cycle and provide 288 Gigabyte per second memory bandwidth \[33\]. Due to these advantages, many researches have focused on accelerating GPU-based implementation of ConvNet. Coates et al. \[34\] and Krizhevsky \[35\] show an efficient workload partitioning with on-device communication on multi-GPUs to accelerate the computational process. To improve single-node performance on GPU, Mathieu et al. \[36\] replaced convolution by fast Fourier transform (FFT) and Denton et al. \[37\] utilized clustered filters and low-rank approximation. Some other efforts can be found on convolution layer parallelization by Ciresan et al. \[38\] and basic layer vectorization by Ren and Xu \[39\]. Recently, Han et al. \[6\] proposed compressed pipeline architecture using pruning and weight sharing, resulting up to 4X speedup and 7X energy efficiency. There are also various ConvNet framework and libraries for different layers targeting GPU, such as Caffe\[8\], cuDNN\[7\] and cuda-convnet\[2\].

However, high-end GPUs consume significant amount of energy. For example, the Thermal Design Power (TDP) of the Nvidia K40 is 235 Watt(W). As an increasing number of applications require low power solution, other accelerators have been explored to implement ConvNet.

2.6.2 Convolutional Neural Networks on ASIC

ASIC is a custom architecture for a particular use with lowest energy consumption and high throughput, while it requires long development time. In 2014, a machine learning supercomputer called DaDianNao was designed by Chen et al. \[40\]. They achieved a speedup of 450X over a GPU, and reduce power consumption by 150X,
by using on-chip memory. Chen et al. [11] proposed an energy efficient custom accelerator on ConvNet. In this design, they presented a new data-flow to maximally reuse data and minimize data movement, resulting in more than 1.4X energy efficient on convolutional layer compared to GPU implementation. Finally, EIE by Han et al. [12] exploited deep compression schemes by pruning the redundant connections. Their work showed a processing power of 102 Giga operations per sec (GOPS) on a compressed network with a power dissipation of 600 mW, which is 3,400X and 2.9X energy efficient than a GPU and DaDianNao respectively. Although ASIC-based solutions provide desirable performance in terms of power consumption and throughput, the drawbacks of these solutions such as lack of flexibility, high development cost and long turnaround time hinder its adoption.

2.6.3 Convolutional Neural Networks on FPGAs

With an increase in the density of FPGA fabric and decreasing transistor size, recent FPGAs provided a large design space for ConvNet. Zhang et al. [41] proposed a convolutional layer implementation by exploring an optimization space on computational resources and memory access patterns. They achieved 61.6 GFLOPS on convolution layers of AlexNet at a power consumption of 18.6 W, by targeting a Xilinx Virtex 7 485T FPGA and using Vivado HLS tools. This result outperformed most of the previous work on FPGAs. A later implementation by Suda et al. [9] showed a throughput-optimized design with Intel OpenCL solution. Their 8-16 bit fixed point work achieved 72.4 GOPS and 117.8 GOPS on AlexNet and VGG [42] model running on an Intel Stratix-V GSD8 FPGA chip. Traditional FPGA design using HDL also contributed good results. In [10], Qiu et al. proposed a dynamic-precision data quantization flow to reduce bandwidth requirements, performing a throughput of 137 GOPS on the VGG16-SVD model. Similarly, an 8-10 bit fixed RTL design by Ma et al. [13] presented 114.5 GOPS on AlexNet with Altera Stratix-V GXA7. The FPGA
based Caffe framework is implemented by DiCecco et al. [43] provides single precision implementation of ConvNet at the performance of 45.8 GFLOPS on AlexNet and 55 GFLOPS on VGG model.

2.7 Summary

In this chapter, we describe preliminary background on FPGA Architecture, High-level Synthesis, OpenCL framework, Intel FPGA SDK for OpenCL tool, and supervised machine learning. Then we reviewed state-of-art implementations of ConvNet on various hardware including GPUs, ASIC, and FPGAs. GPU implementations are optimized for high throughput but consume significant energy. On the other hand, ASIC implementation presents more energy efficiency while its development time is significant. Finally, FPGAs provide a balance point between GPUs and ASIC, by offering relatively high throughput and short design processing time. While FPGA-based implementation has already presented comparable energy efficiency to GPUs, there is still a performance improvement can be achieved. In this work, we fully utilize several parallelism schemes and optimization strategies to improve throughput on end-to-end ConvNet architecture.
3 Design Flow and Optimization for Intel FPGA SDK for OpenCL

In this chapter, we discuss detailed design flow and optimization strategies for Intel FPGA SDK for OpenCL.

3.1 OpenCL Design flow

During the initial stage, kernel program (.cl) is compiled by Intel Offline Compiler (AOC) to generate an emulated kernel. The emulator that runs on x86 based host is able to check for syntax errors and functional correctness in a short time. When generating the emulator, AOC also provides an optimization report to provide information about memory transaction, initiation interval of pipeline execution. Using this feedback, the designer can optimize the kernel. At the next stage, kernel program is fully compiled with AOC to synthesize the OpenCL code directly to an RTL design in Verilog. The tool simplifies the development process by automatically handling interactions between different memory region and pipeline depth. Full compilation takes 4-6 hours to finish depending on the application. Finally, the host program along with the FPGA executable file are compiled by the GNU Compiler Collection (GCC) and run on the system. If performance or resource usage fails to meet the requirement, the kernel needs to be further optimized and compiled. The design flow is shown in Fig. 3.1.
Fig. 3.1: Intel FPGA Design Flow
3.2 Optimization Strategies in OpenCL for FPGA

The most important rule in high-performance computing is to make the computationally intensive part fast. In FPGA accelerator system, this goal can be largely divided into two parts as shown in Fig. 3.2: reducing the computational time spent on targeting tasks and decreasing communication delay between host and FPGA.

In the serial system, the host prepares data using $T_{\text{host}}$ and executes computational functions using $T_{\text{un-affected func}}$. However, in the parallel system, the accelerator device is utilized to reduce the computational time to $T_{\text{affected func}}$, and communication overhead $T_{\text{comm}}$ between the host and the device is introduced to the total execution time.

![Fig. 3.2: Pictorial Depiction of Accelerated System](image)

3.2.1 Parallelism Scheme

There are three different kinds of parallelism in Intel FPGA SDK for OpenCL: **Data Parallelism**, **Loop Parallelism**, and **Task Parallelism**. Data parallelism and Loop parallelism are forms of parallelism performed within computation tasks (kernels), while Task parallelism is a scheme to manage and execute these tasks to obtain maximum possible parallelism in the system.

- **Data Parallelism:**

  In Data parallelism mode, the kernel is executed in a Single Program Multiple
Data (SPMD) style across a 1D, 2D or 3D grid of work-items. Similar to GPU solution, all work-items are grouped into work-groups and each work-group executes the same function. The work-group size is the number of work-items in a work-group, which is an important design parameter that impacts the kernel performance. It needs to be tuned to utilize the hardware resources and maintain work-group level parallelization. Data parallelism is best suited for dealing with loops where there are no dependencies between instructions.

- **Loop Parallelism:**

  Loop parallelism is implemented by launching kernels with a single work-time which is defined as a *Task* in OpenCL. In GPU programming, a single-work item kernel is designed to resolve data dependent section in the loop, while it keeps other processing elements idle that hinders overall performance. However, FPGA provides flexibility to extract parallelism between each loop iteration to resolve dependencies. Compiler pipelines each iteration of the loop by launching the next iteration as soon as loop dependencies have been resolved. Although compiler handles pipeline structure and scheduling, the designer can improve pipeline performance by removing, relaxing and simplifying loop-carried dependency.

  The pictorial comparison of loop parallelism and data parallelism is presented in Fig. 3.3. In this simple example, we have six work-items labeled with 1 to 6 executing a kernel with five stages (A-E). In the data parallelism scheme, the system handles three work-items at a time and finishes the work using the 10 clock cycles. In the loop parallelism, five stages are executed in pipeline fashion within the kernel, resulting in finishing the work using the same amount of the time. However, the throughput in the system utilizing loop parallelism is greater than the one with data parallelism. If we proceed the system with additional work-items, loop parallelism would complete the each task in one clock cycle,
while data parallelism would still need five clock cycles to finish three tasks.

A local variable can be introduced to store intermediate results. This procedure can decouple the complex computations in the loop, which can remove loop-carried dependencies. Relaxing loop-carried dependency is done by increasing the dependence distance, the number of iterations between generation and use of a variable. Inferring shift registers into single thread kernel that provides temporal locality is implemented for this purpose. Simplifying dependency means that expensive functions need to be avoided when computing loop-carried variables. From the memory perspective, transferring dependency from global memory to local memory is another strategy to reduce initiation interval of the stalled pipeline.
• **Task Parallelism:**

Data parallelism and loop parallelism optimize the computational architecture in a kernel, while task parallelism manages these kernels into a pipeline running fashion through command queues. Intel solution supports concurrent kernel execution driven by multiple queues. These executions are asynchronously enqueued which requires explicit synchronization points. Task parallelization is extremely useful for a big application that can be divided into separate kernels. These kernels are enqueued on different queues and communicate through synchronization methods like `clFinish` and `channel`.

### 3.2.2 Throughput-oriented Optimizations

Another method for improving throughput on FPGAs is to create multiple hardware components for a specific computational part. Three hardware replication methods are available in Intel FPGA SDK, **Kernel Vectorization**, **Loop Unrolling** and **Computer Unit Replication**.

• **Kernel Vectorization:**

This optimization converts read, write and arithmetic operations from scalar fashion into a Single Instruction Multiple Data (SIMD) mode. The compiler will replicate the kernel data path according to the number of vectorization, which can reduce the number of memory access. In addition, the vectorized input and output can ensure contiguous memory access pattern that improves memory usage efficiency.

• **Loop Unrolling:**

A large number of loop iterations in the kernel can hinder performance. Loop unrolling technique can allocate more hardware resources to reduce or even remove the loop counter, which improves throughput linearly. This method also helps memory coalescing to reduce memory transaction time.
• **Computer Unit Replication:**

If hardware resource is still sufficient after above two optimization strategies, multiple Compute Units (CU) can be generated for each kernel that means create multiple copies of the separate pipelines. However, multiple CUs cannot always linearly improve the throughput as all CUs share the global memory bandwidth that brings memory access contention among the CUs. Additionally, CU replication also can lower the operating frequency.

3.2.3 **Communication Optimization**

Since many applications are bounded by memory bandwidth, efficient memory access for decreasing communication overhead is the other optimization topic to pay attention.

• **Memory Alignment:**

The memory allocation on the host side needs to be at least 64-byte aligned. This enables DMA transfer on host-FPGA communication which significantly improves transfer efficiency. The allocation can be implemented using `posix_memalign` function in Linux supported by GCC or `_aligned_malloc` function in Windows supported by Microsoft.

• **Local Memory Caching:**

As introduced in Chapter 2, OpenCL defines a memory model with four region: global memory, constant memory, local memory and private memory. The local memory, that implemented in on-chip RAM block, has much lower latency and higher bandwidth than global memory. Thus the local memory allows to cache global memory that requires repeated accesses before computation. In the data parallelism mode, these cached local memory is visible to all work-items within the same work-group. Use of local memory can improve kernel performance by reducing global memory access.
• Coalescing Memory Access:
  As discussed in the previous section, coalescing memory access can reduce the number of memory access and improve memory efficiency. This is important when reading from and writing to the global memory which is large but slow.

• Channels:
  In the typical GPU application, data movement between different kernels requires global memory accesses that have high latency and limited bandwidth. This latency, that increases linearly with additional kernels, makes the pipeline stall. To address this problem, Intel has made available the vendor extension called channel to use FIFOs for data transferring between kernels. With channels, task parallelism can launch the consumer kernel as soon as the intermediate results are available in the FIFO fed by the producer kernel. The channels serve as a synchronization point between the consumer kernel and the producer kernel. One of the current restrictions of using channels is that we are not allowed to use automatic vectorization (num_simd_work_items). However, this can be resolved by manual vectorization by using structured data set or vectorized data type, such as float8 and int16.

[44] describes some other optimization tips such as using compiler option for global memory partitioning and floating point arithmetic, which might be helpful in providing better performance for certain applications.
4 Methodology for Creating Optimized OpenCL Specification for ConvNet Algorithm

In this chapter, we discuss the methodology of an efficient implementation of ConvNet on FPGA by using Intel OpenCL SDK. We begin by analyzing the complexity of ConvNet to find the bottleneck of the architecture. Then we discuss various techniques to alleviate these challenges, including precision quantization, data re-arrangement, and pipeline architecture, so that synthesized hardware provides the best possible performance.

4.1 Analysis of Computational Complexity and Space Complexity

State-of-the-art ConvNet shows a trend to go deeper to increase classification accuracy. In ImageNet Large Scale Visual Recognition Challenge (ILSVRC) 2012, AlexNet [2] won image classification task by achieving 84.7% top-5 accuracy [45]. The parameter size of AlexNet is around 250 MB that spread in 8 layers. The model requires a total of 1.45 billion operations, including convolution, activation, pooling, and element-wise product calculation. In 2014, VGG [42] achieved 92.6% top-5 accuracy and won the second place in the same task. VGG architecture needs around 500 MB of weight parameters and 30.9 billion operations. In this work, we will focus on VGG 16 model that has more deeper architecture and better results than AlexNet. The idea of this work can migrate to other models, like GoogLeNet [46] or SqueezeNet [47].

The computational complexity of a layer is the sum of each operator. In a convolution layer, each input feature map convolves with a $F_W \times F_H$ filter, resulting in a $W_{cout} \times H_{cout}$ output feature map. The number of input and output is $N_{in}$, $N_{cout}$ respectively. Each element needs two operations for multiplication and addition, the
complexity of convolution layer is:

\[
C_{Conv} = 2 \times N_{in} \times F_W \times F_H \times W_{cout} \times H_{cout} \times N_{cout}.
\]  

(9)

For ReLu activation layer, only one operation (comparison) is required for each unit in the convolved result:

\[
C_{ReLU} = N_{cout}.
\]  

(10)

In the pooling layer, input feature maps are down-sampled through a \(P_W \times P_H\) filter, generating \(N_{pout}\) of \(W_{pout} \times H_{pout}\) outputs. Then computation complexity of pool layer is:

\[
C_{Pool} = P_W \times P_H \times W_{pout} \times H_{pout} \times N_{pout}.
\]  

(11)

Finally, in the FC layer, \(N_{FCin}\) of input features multiply and add with \(N_{FCout}\) of weight parameters:

\[
C_{FC} = 2 \times N_{FCin} \times N_{FCout}.
\]  

(12)

The memory space requirement is described with space complexity. The main parameter in the ConvNet is the weight which is used in the convolutional and FC layer. The number of weight in the convolutional layer can be expressed as:

\[
S_{Conv} = w^2 \times N_{cin} \times N_{cout}.
\]  

(13)

Similarly, the space requirement of FC layer is:

\[
S_{Conv} = N_{FCin} \times N_{FCout}.
\]  

(14)
The detailed configuration, computational complexity and space complexity of VGG 16 model are calculated and shown in Table 4.1. In this model, the classification on one image requires around 138 million weight parameters and 30.9 billion operations. Table 4.1 also shows that 99.2% of computation is done in the Stage 1-5 using only 10.63% of weights. On the other hand, FC layer in Stage 6-8 is responsible for 0.8% computational task but using 89.37% of the network parameters. From the table, we can summarize that convolutional layers are computationally intensive, while FC layers are memory-centric. In the rest of chapter, we will discuss how to offer a large enough computational throughput in the Stage 1-5 and how to efficiently use memory bandwidth to keep the processing units busy in the Stage 6-8.

4.2 Data Quantization

In general, neural network implementation including ConvNet uses 32-bit floating point. However, the scenario has been changed. Vanhoucke et al. [48] built reduced precision speech recognition, which is based on the typical neural network model, with a 10X speedup and no cost in accuracy. Recently, many of the FPGA works on ConvNet have been focused on using the fixed-point representation with less than 1% accuracy degradation on AlexNet and VGG 16 model [9][10][13].

A fixed-point number format is: \([IL,FL]\), where \(IL\) is the number of integer bits, and \(FL\) is the number of fractional bits. The sum of \(IL\) and \(FL\) gives the total number of bits in \(WL\). The precision of the fixed-point number is \(2^{-FL}\), and the range can be defined as \([-2^{IL-1}, 2^{IL-1} - 2^{-FL}]\). For example, the range and precision of 16-bit fixed-point number with [8.8] are \(2^{-8}\) and \([-128, 128 - 2^{-8}]\) respectively.

Fixed-point arithmetic is hardware-friendly and saves more logic resources on FPGA to enable more parallelism. It also reduces memory footprint on the chip and reduces bandwidth requirement.

Experimental results provided by Qiu et al. [10] show that 8/4 bit fixed-point
Table 4.1: The Complexity of VGG 16 Model

<table>
<thead>
<tr>
<th>Stage</th>
<th>Name</th>
<th>Input W H</th>
<th>Operator W H</th>
<th>Output W H</th>
<th>#Operations</th>
<th>#Weights</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stage 1</td>
<td>Conv/ReLU</td>
<td>3 224 224</td>
<td>1 3 3</td>
<td>64 224 224</td>
<td>176,619,520</td>
<td>1,728</td>
</tr>
<tr>
<td></td>
<td>Conv/ReLU</td>
<td>64 224 224</td>
<td>1 3 3</td>
<td>64 224 224</td>
<td>3,702,587,392</td>
<td>36,864</td>
</tr>
<tr>
<td></td>
<td>Pooling</td>
<td>64 224 224</td>
<td>2 2 2</td>
<td>64 112 112</td>
<td>3,211,264</td>
<td>0</td>
</tr>
<tr>
<td>Stage 2</td>
<td>Conv/ReLU</td>
<td>64 112 112</td>
<td>1 3 3</td>
<td>128 112 112</td>
<td>1,851,293,696</td>
<td>73,728</td>
</tr>
<tr>
<td></td>
<td>Conv/ReLU</td>
<td>128 112 112</td>
<td>1 3 3</td>
<td>128 112 112</td>
<td>3,700,981,760</td>
<td>147,456</td>
</tr>
<tr>
<td></td>
<td>Pooling</td>
<td>128 112 112</td>
<td>2 2 2</td>
<td>128 56 56</td>
<td>1,605,632</td>
<td>0</td>
</tr>
<tr>
<td>Stage 3</td>
<td>Conv/ReLU</td>
<td>128 56 56</td>
<td>1 3 3</td>
<td>256 56 56</td>
<td>1,850,490,880</td>
<td>294,912</td>
</tr>
<tr>
<td></td>
<td>Conv/ReLU</td>
<td>256 56 56</td>
<td>1 3 3</td>
<td>256 56 56</td>
<td>3,700,178,944</td>
<td>589,824</td>
</tr>
<tr>
<td></td>
<td>Conv/ReLU</td>
<td>256 56 56</td>
<td>1 3 3</td>
<td>256 56 56</td>
<td>3,700,178,944</td>
<td>589,824</td>
</tr>
<tr>
<td></td>
<td>Pooling</td>
<td>256 56 56</td>
<td>2 2 2</td>
<td>256 28 28</td>
<td>802,816</td>
<td>0</td>
</tr>
<tr>
<td>Stage 4</td>
<td>Conv/ReLU</td>
<td>256 28 28</td>
<td>1 3 3</td>
<td>512 28 28</td>
<td>1,850,089,472</td>
<td>1,179,648</td>
</tr>
<tr>
<td></td>
<td>Conv/ReLU</td>
<td>512 28 28</td>
<td>1 3 3</td>
<td>512 28 28</td>
<td>3,699,777,536</td>
<td>2,359,296</td>
</tr>
<tr>
<td></td>
<td>Conv/ReLU</td>
<td>512 28 28</td>
<td>1 3 3</td>
<td>512 28 28</td>
<td>3,699,777,536</td>
<td>2,359,296</td>
</tr>
<tr>
<td></td>
<td>Pooling</td>
<td>512 28 28</td>
<td>2 2 2</td>
<td>512 14 14</td>
<td>401,408</td>
<td>0</td>
</tr>
<tr>
<td>Stage 5</td>
<td>Conv/ReLU</td>
<td>512 14 14</td>
<td>1 3 3</td>
<td>512 14 14</td>
<td>924,944,384</td>
<td>2,359,296</td>
</tr>
<tr>
<td></td>
<td>Conv/ReLU</td>
<td>512 14 14</td>
<td>1 3 3</td>
<td>512 14 14</td>
<td>924,944,384</td>
<td>2,359,296</td>
</tr>
<tr>
<td></td>
<td>Conv/ReLU</td>
<td>512 14 14</td>
<td>1 3 3</td>
<td>512 14 14</td>
<td>924,944,384</td>
<td>2,359,296</td>
</tr>
<tr>
<td></td>
<td>Pooling</td>
<td>512 14 14</td>
<td>2 2 2</td>
<td>512 7 7</td>
<td>100,352</td>
<td>0</td>
</tr>
<tr>
<td>Stage 6</td>
<td>FC/ReLU</td>
<td>25088</td>
<td></td>
<td>4096</td>
<td>205,524,992</td>
<td>102,760,448</td>
</tr>
<tr>
<td>Stage 7</td>
<td>FC/ReLU</td>
<td>4096</td>
<td></td>
<td>4096</td>
<td>33,558,528</td>
<td>16,777,216</td>
</tr>
<tr>
<td>Stage 8</td>
<td>FC</td>
<td>4096</td>
<td></td>
<td>1000</td>
<td>8,192,000</td>
<td>4,096,000</td>
</tr>
</tbody>
</table>

Stage 1-5  
30,712,930,304 (99.20%)  
14,710,464 (10.63%)

Stage 6-8  
247275520 (0.80%)  
123633664 (89.37%)

Total  
30,960,205,825 138,344,128
design with dynamic-precision produces less than 2% accuracy loss. However, we will use 16-bit fixed-point number representation with static configuration in the fixed-point implementation to design scalable and more accurate hardware kernels.

4.3 Data Arrangement and Pre-processing

Given a ConvNet, the task of pre-processor is to decompose and re-organize input data including images and weight matrix. The goal of this processing is to increase communication bandwidth by maximizing data reuse and improving memory access efficiency. As shown in section 4.1, convolution is the most computationally important tasks involving 99% of the operations. Using 2D convolution defined in Equation 14, the 3D convolution utilized in this work can be extended as:

\[
Out[Nout][Hin][Win] = \sum_{Nin=0}^{N} \sum_{fh=0}^{FH} \sum_{fw=0}^{FW} In[Nin][Hin+fh][Win+fw] \ast weight[Nout][Nin][fh][fw].
\]  (15)

where \(N_{in}\) is the number of input feature maps, \(H_{in}\) and \(W_{in}\) are the height and width of a single input feature map, and \(F_{H}\) and \(F_{W}\) are the size of a convolutional window. To differentiate data arrangement in the 3D arrays, we use the following notations in this work:

- \(N\), the number of feature maps
- \(H\), the vertical size of a feature map
- \(W\), the horizontal size of a feature map

With the notation above, the data layout in the Equation 15 can be pictorially represented in \(NHW\) fashion, as illustrated in Fig. 4.1 the data is stored consecutively along the lowest dimension \(W\). Similarly, data in a stride of \(W\) is stored consecutively along the \(H\) dimension, and a stride of \(W \ast H\) is stored along the \(N\) dimension.
From Table 4.1, we can find that the width and height of each feature map vary from 224 to 12 in the different layers. When $W$ or $H$ is the lowest dimension, the great common divisor of that dimension is 4 which is too small to provide coalesced memory access pattern. However, another dimension $N$ is a multiple of 16 in the all convolutional and FC layers, except the first layer when loading the original image. Therefore, using $N$ as the lowest dimension with zero padding in the fist layer is favorable for memory coalescing thus increasing bandwidth efficiency. Due to the fact that dimensions $W$ and $H$ have the same value for all layers, the sequence of these two dimensions does not affect performance. As a conclusion, we use $HWN$ data layout in the accelerator, and this transformation is done on the host side that is shown in Fig. 4.1.

![Fig. 4.1: The Data Layout Comparison Between ”NHW” and ”HWN”](image)

4.4 Converting FC Layers to Convolutional Layers

As discussed in [32], it is worth nothing that the functional form of FC layers and convolutional layers is identical, and involves multiply and add. The difference is
that in convolutional layers the filter weights are locally connected to a certain region of the input, while in FC layer the weights are connected to all units of the input. Therefore, it is possible to convert from FC layers to convolutional layers by setting filter size same as the input size. In the FC layer from Stage 6 in the VGG 16, for example, an input feature with the size of $7 \times 7 \times 512$ can be convolved with 4096 of filters with the size of $F_W = 7, F_H = 7$, stride size of 1, generating the output with the size of $1 \times 1 \times 4096$. In the same fashion, the other FC layers also can be easily converted as convolutional layers. This way we can utilize the same computational engine for both layers, thus saving the hardware resources for more parallelism.

4.5 Optimized FPGA Hardware Synthesis from OpenCL Specification

This section describes Optimized FPGA Hardware Synthesis from OpenCL Specification based on the optimization strategies mentioned in Chapter 3. First, we look into the available parallelism in the ConvNet that we can exploit in the design. Then the detailed implementation of parallelism in the OpenCL specification is described.

4.5.1 Parallelism in ConvNet

To obtain the highest throughput in the computation-intensive part of ConvNet, all of the possible parallelism should be properly exploited.

- **Data Parallelism in ConvNet:**
  
  For different output feature maps, all processing, including reading, convolving, pooling and writing back is data independent. Thus the whole output feature maps can be partitioned along the N dimension and each part is processed on a separate data path. This can be implemented by CU replication in OpenCL which could drastically improve the throughput of the proposed system. Also,
each convolution operation for an output feature unit consists of phase: element-wise multiplication between input feature maps and filters and accumulation of these products. The first phase, multiplication is fully independent which can execute in data parallelism fashion.

- **Loop Parallelism in ConvNet:**
  As mentioned above, accumulated summation is dependent on neighbor units. Similarly, pooling operation requires communication, either comparison or summation, between neighbor units. At the same time, the summation and the pooling need considerable amount of iterations to get the final output. These operations fit well in the loop parallelism implemented by Intel OpenCL compiler, which schedules each iteration into a pipeline.

- **Task Parallelism in ConvNet:**
  Both data parallelism and loop parallelism increase the performance of the task, while task parallelism can boost the throughput in the system level. Each layer of ConvNet consists of several different computational tasks that run with a producer/consumer relationship. These tasks can be mapped into separate kernels and executed on multiple command queues. The proposed tasks utilize channels as a data communication method as well as synchronization points. As a result, all tasks execute in a pipeline mode, resulting in increasing hardware utilization. The task parallelism in this work is shown in Fig. 4.2.
4.5.2 Data Reuse in ConvNet

To improve bandwidth utilization, data reuse can be achieved in two parts of ConvNet. One is from the convolutional part, where $N_{cout}$ of different filters share a single input feature map. Thus input features from each layer can be cached into local memory to enable data locality and save memory bandwidth. The other data reuse could happen in the FC layer. Batch processing of multiple images allows data reuse of filters in the FC layers so as to decrease memory access time.

4.5.3 Kernel Design

In the context of the optimized implementation of ConvNet based on the parallelism analysis and data reuse pattern, The proposed design consists of $N_{cu}$ of CUs, each of which is made up of four OpenCL kernels:

1. **Mapping kernel**:

   The *Mapping kernel* is designed as a multi work-item (NDRange) kernel that is responsible for reading input feature maps and corresponding filters from the
memory as well as computing the dot product of loading features and filters. As an input feature map is reused by multiple filters $N_{cout}$ times, a local memory is designed to cache the input array to allow fast access during the computation and reduce the number of global memory access. Due to the fact that the data layout in the feature maps and filters are in $HWN$ mode, kernel vectorization can be achieved along the $N$ dimension. By vectorization, scalar operations are translated into SIMD operations to achieve higher throughput. Vectorization also ensures coalesced memory access patterns which decreased the number of memory access and improve memory bandwidth efficiency.

![Fig. 4.3: Decomposition of 3D Convolution](image)

The kernel consists of $W_{cout} \times H_{cout} \times (N_{cout}/N_{CU})$ work-groups, each of which operates on each output unit in one partition. In a work-group, there are $F_w \times F_H \times (N_{in}/N_{SIMD})$ work-items, each of which executes on an input vector and a weight vector. The pseudo-code for Mapping kernel is shown in Algorithm 4.1. It can be summarized as follows:
Algorithm 4.1 Pseudo-code for Mapping kernel.

1: Get global and local index of work-item
2: Compute address locations for input features and filters using index
3: Fetch input feature units to a vector \(\text{in}[N_{SIMD}]\) in local memory
4: Fetch filter units to a vector \(\text{filter}[N_{SIMD}]\) in local memory
5: \#pragma unroll
6: for each element \(i\) in both vectors do
7: \(\text{Partial\_Sum} \leftarrow \text{Partial\_Sum} + \text{in}[i] \times \text{filter}[i]\).
8: end for
9: Write \(\text{Partial\_Sum}\) into channels

(a) Calculate the index of input feature maps and fetch corresponding units into local memory.

(b) Calculate the index of filters and fetch corresponding filter values into local memory.

(c) Perform element-wise multiplication and partial summation within a vector.

(d) Write the partial sum into the channels

2. Reduction kernel:

The Reduction kernel is implemented as a single work-item kernel which computes the convolution result of the output feature maps and performs ReLU function on each result. It iterates over all units in the output feature maps. In each iteration, the kernel calculates the convolution result of each unit in the output feature maps, by traversing along \(N\) dimension and reducing partial sums to final sum. During this traversing, a shift register is inferred to alleviate loop-carried dependency of partial sums from different sources. The size of the shift register needs to be larger than the delay between the successive iteration. Then reduced results go through ReLU filter, discarding all negative results. Finally, the filtered results are fed into another channel to next stage. The outer loop iterates \(W_{cout} \times H_{cout} \times (N_{cout}/N_{CU})\) times, while inner loop traverses
\( F_w \times F_H \times (N_{in}/N_{SIMD}) \) times. After successful synthesis, the compiler run the kernel in a pipeline fashion, launching the next iteration as soon as the dependency on previous iterations is resolved. The pseudo-code of Reduction kernel is shown in Algorithm 4.2

**Algorithm 4.2** Pseudo-code for Reduction kernel.

1: for each output element do
2:   Initialize a register \( \text{Sum}_\text{REG} \) for reduction result
3: for each filter vector do
4:   Read \( \text{Partial}_\text{Sum} \) from channels
5:   \( \text{SR}[\text{DEPTH} - 1] \leftarrow \text{SR}[0] + \text{Partial}_\text{Sum} \)
6: end for

\#pragma unroll
7: for \( i = 0 \) to \( \text{DEPTH} - 1 \) do
8:   \( \text{SR}[i] = \text{SR}[i + 1] \)
9: end for
10: #pragma unroll
11: for \( i = 0 \) to \( \text{DEPTH} - 1 \) do
12:   \( \text{Sum}_\text{REG} \leftarrow \text{Sum}_\text{REG} + \text{SR}[i] \)
13: end for
14: if ReLU filter is on then
15:   if \( \text{Sum}_\text{REG} > 0 \) then
16:     \( \text{Sum}_\text{REG} \leftarrow \text{Sum}_\text{REG} \)
17:   else
18:     \( \text{Sum}_\text{REG} \leftarrow 0 \)
19: end if
20: end if
21: Write \( \text{Sum}_\text{REG} \) into channels
22: end for

3. Pooling kernel:

Pooling layer down-samples the convolutional results using the average or maximum value of units in a region which has the dependency between successive iterations. Thus we implement the single work-item kernel for this layer. Similar to the convolutional layer, a shift register with the depth of \((P_W - 1) \times W_{cout} + (P_H - 1)\) is designed for buffering the pooling data. Then pooling operations run on the shift register according to pooling mode. For average pooling, the
division operation is replaced by multiplying the inverse of the pooling window size. The outer loop in the pooling layer iterates \( W_{cout} \times H_{cout} \times (N_{cout}/N_{CU}) \) times.

4. **Output kernel:**

Output kernel reads pooling results from the pooling channel and writes them back to the global memory. The batch processing is exploited for this work to improve filters reuse time in FC layers. Hence, in the FC layer output kernel needs to collect and write \( N_{batch} \) sets of results. For other layers, it processes one set of result. Since the output processing is fully independent, the kernel is designed in an NDRange fashion, running with \( P_W \times P_H \times (N_{pout}/N_{CU}) \) work-items in parallel.

The four implemented kernels execute on the separate command queues to exploit task parallelism. The block diagram of the proposed system with \( N_{CU} = 4 \) is shown in Fig. 4.4.
4.6 Summary

In this chapter, we first quantitatively analyzed the computational and space complexity of ConvNet using VGG 16 model, and the result showed that there are two main implementation challenges including computation intensive convolutional layers and memory bandwidth bounded FC layers. To alleviate these challenges, we utilized data rearrangement, data quantization, and batch processing strategies on the host side. To fully use limited FPGA resources, we created universal and scalable OpenCL kernels for both convolutional and FC layers that embraces three parallelism schemes discussed in Chapter 3. As a result, our host C++ program has 1400 lines of code (LOC), and four OpenCL kernels that execute on FPGA have 400 LOC in total.
5 Results

In this chapter, the evaluation results of the proposed system are described. First, we introduce the hardware and software used in the evaluation. Then, we analyze the accuracy, resource utilization, performance and power consumption of the system for different values of design parameters in ConvNet. After that, we compare our system with the other state-of-the-art FPGA-based ConvNet system. Finally, the comparison between our design and ConvNet implementation on other HPC systems is provided.

5.1 Experimental Setup

The ConvNet model used in the evaluation is VGG 16 and the testing images and pre-trained model are obtained from Caffe deep learning framework [8]. The proposed implementation runs on two FPGA boards with different hardware resources that shown in Table 5.1. The first platform we used is Nallatech P385 board [49] that contains an Intel Stratix V 5SGA7 with 2 x 4GB of 1600 MHz DDR3 memory. The FPGA is from 28 nm node which consists of 622K logic elements (LEs), 234,720 ALMs, 938,880 registers, 2,560 M20K blocks and 256 DSP blocks. An ALM consists of 6 or 8 input Adaptive LUT and other basic components such as adders and registers. The M20K refers to a 20 Kb sized on-chip memory block, which is the basic building block of the local memory. The DSP is a hardwired block supporting variable-precision arithmetic operations. The second platform used in this work is Terasic DE5a-Net board [50] with Intel Arria 10 GX FPGA and 2 x 4GB of DDR3 memory. The Arria 10 GX 10AX115 FPGA, based on TSMC's 20 nm process technology, has 1,150K LEs, 427,200 ALMs, 1,708,800 registers, 2,713 M20K blocks and 1,518 DSP blocks. These DSP blocks in Arria 10 are designed for optimized implementation of IEEE standard single-precision floating point arithmetic. Both accelerator boards are connected to
the host via 8-lane PCI Express interface.

We use Intel SDK for OpenCL v15.1 and Nallatech OpenCL Board Support Package (BSP) R001.003.0001 for P385 board. For the DE5a-Net board, the version 1.0.0 BSP from Terasic and Intel SDK for OpenCL v16.0 are used. At the time of writing the thesis, the most recent release of Intel FPGA compiler is v16.1, which could improve Arria 10 series FPGA compilation results. However, the available BSPs for both boards still do not support v16.1.

The Intel Xeon E5-2620 v3 (6 cores with 15MB Cache) running at 2.4 GHz is used for CPU comparison as well as for running the host code of FPGA accelerators. The compiler used to compile the host application is GCC 4.4.7. The CPU reference design is from Caffe framework, running with Intel MKL, which provides optimized linear algebra library. In the CPU implementation, we use single precision IEEE floating point representation, while both single precision IEEE floating point and 16 bit fixed point representation are tested on FPGA implementation. All experiments were run on Red Hat 6.7 workstation. To keep the comparison fair, we evaluate our FPGA design against the GPU-based implementation from [10], where an NVDIA K40 GPU (2880 CUDA cores and 12GB GDDR5 memory) was used to execute VGG 16-SVD network using Caffe Model.

Table 5.1: The Comparison of FPGA Accelerators

<table>
<thead>
<tr>
<th>Board</th>
<th>P385-A7</th>
<th>DE5a-Net</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA Technology</td>
<td>Stratix V 5SGA7</td>
<td>Arria 10 GX 10AX115</td>
</tr>
<tr>
<td>LEs</td>
<td>622K</td>
<td>1,150K</td>
</tr>
<tr>
<td>ALMs</td>
<td>234,720</td>
<td>427,200</td>
</tr>
<tr>
<td>Registers</td>
<td>938,880</td>
<td>1,708,800</td>
</tr>
<tr>
<td>M20K Blocks</td>
<td>2,560</td>
<td>2,713</td>
</tr>
<tr>
<td>DSP</td>
<td>256</td>
<td>1,518</td>
</tr>
<tr>
<td>Global Memory</td>
<td>2 x 4GB DDR3</td>
<td>2 x 4GB DDR3</td>
</tr>
</tbody>
</table>
5.2 Performance Analysis of the Proposed Design

In this section, we first measure the accuracy of both implementation with floating point and fixed point representation. Then we explore the design space of both implementations using two FPGA boards and different combination of ConvNet design parameters. The objective is to obtain resource utilization and performance numbers for different combinations of parameters.

5.2.1 The Accuracy Comparison

The accuracy of our implementation was tested by running our models using pre-trained weights from the Caffe tool on first 50K images of ImageNet 2012 validation data set. The top-1 and top-5 accuracies from the Caffe design, single-precision floating point and 16 bit fixed point of FPGA implementation are tabulated in Table 5.2.

<table>
<thead>
<tr>
<th>Design</th>
<th>Caffe</th>
<th>FPGA Design(Single)</th>
<th>FPGA Design(Fixed)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Precision</td>
<td>32 bit</td>
<td>32 bit</td>
<td>16 bit</td>
</tr>
<tr>
<td>Top-1 Accuracy</td>
<td>68.15%</td>
<td>68.08%</td>
<td>67.98%</td>
</tr>
<tr>
<td>Top-5 Accuracy</td>
<td>88.09%</td>
<td>88.00%</td>
<td>87.75%</td>
</tr>
</tbody>
</table>

The difference between the Caffe tool and single floating point FPGA design on top-1 and top-5 accuracies are 0.07% and 0.09% respectively. The rounded 16 bit fixed point FPGA design achieves 67.98% top-1 accuracy and 87.75% top-5 accuracy, resulting in 0.17% and 0.34% accuracy loss compared to the reference design. Therefore, the accuracy of our implementation is excellent.
5.2.2 The Resource Utilization and Performance

As mentioned in Chapter 4, our design has two main parameters, namely: \( N_{CU} \) and \( N_{SIMD} \). The \( N_{CU} \) defines the replication number of full data path, which controls the balance between resource usage and throughput. The \( N_{SIMD} \) describes vectorization length of the design, which not only improves throughput at the expense of hardware resources but also memory coalescing to increase bandwidth utilization. \( N_{batch} \) is another parameter that controls the number of images collected by FC layer to share the weights. We use static configuration on \( N_{batch} = 32 \) in the design, which is the largest number we could use under limited on-board resource constraints.

We first look into how \( N_{CU} \) and \( N_{SIMD} \) affect the resource utilization and throughput of the Nallatech A7-based board. The resource usage including the number of ALUTs, LEs, registers, M20K blocks, and DSP blocks for different combinations of parameters are illustrated in Figure 5.1 to 5.5. The corresponding throughput achieved by the same configuration is shown in Fig. 5.6. The design with floating point representation is on the left side, while the design with fixed point data shows on the right side. Due to the limited resources on A7 FPGA, the combination of \( N_{CU} = 32 \) and \( N_{SIMD} = 8 \) or 16 does not lead to successful synthesis on floating point version. The similar compilation failure can be found when \( N_{CU} > 32 \) and \( N_{SIMD} > 32 \).

The increasing trend is shown by increase in resource usage when two parameters grow. Also, \( N_{CU} \) has more impact on resource utilization compared to \( N_{SIMD} \), due to many full data path replication in the system. From the throughput perspective, it is easy to see linear improvement when these parameters increase. The comparison between floating point design and fixed point design also can be summarized. Floating point based design requires more resources especially DSP blocks than fixed point implementation. However, the fixed point design outperform floating point one for all configurations.
Fig. 5.1: ALUTs Utilization on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$

Fig. 5.2: LEs Utilization on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$
Fig. 5.3: Register Utilization on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$

Fig. 5.4: M20K Utilization on Stratix A7 with Different Groups of $N_{CU}$ and $N_{SIMD}$
Similar experiments were conducted on the Terasic Arria 10-based boards. The resource utilization results are presented in Figure 5.7 to 5.11 and the throughput result is shown in Fig. 5.12. The same trend of A7 is noticed, i.e. throughput increases
at the expense of resource usage. The fixed point implementation also achieves higher throughput than floating point design using fewer resources. Compared to A7, Arria 10 has more the DSP blocks which are floating point optimized. Hence, the optimization space is wider than A7, the throughput on floating point representation is nearly 2X greater than the design on A7.

![ALUTs Utilization on Arria 10 with Different Groups of N_{CU} and N_{SIMD}](image)

Fig. 5.7: ALUTs Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$
Fig. 5.8: LEs Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$

Fig. 5.9: Register Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$
Fig. 5.10: M20K Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$

Fig. 5.11: DSP Utilization on Arria 10 with Different Groups of $N_{CU}$ and $N_{SIMD}$
From the analysis above, the optimal parameter combinations to maximize throughput under board constraints for floating point and fixed point design on both boards are shown in Table 5.3.

Table 5.3: Performance Model on Throughput-oriented Configuration

<table>
<thead>
<tr>
<th>FPGA</th>
<th>Stratix A7</th>
<th>Arria 10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Precision</td>
<td>Floating Point</td>
<td>Fixed Point</td>
</tr>
<tr>
<td>Configuration</td>
<td>$N_{SIMD}$</td>
<td>$N_{CU}$</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>ALUTs</td>
<td>182,671(77%)</td>
<td>162,487(69%)</td>
</tr>
<tr>
<td>LEs</td>
<td>181,026(29%)</td>
<td>153,133(24%)</td>
</tr>
<tr>
<td>Registers</td>
<td>388,809(41%)</td>
<td>356,798(38%)</td>
</tr>
<tr>
<td>M20K</td>
<td>1,344(53%)</td>
<td>1,899(74%)</td>
</tr>
<tr>
<td>DSP</td>
<td>256(100%)</td>
<td>131(51%)</td>
</tr>
<tr>
<td>Throughput (GOPS)</td>
<td>78.24</td>
<td>306.41</td>
</tr>
</tbody>
</table>
5.2.3 Power Measurement

For power measurement, we used Watts up? PRO power meter. The device is able to measure the power utilization of the whole system and provides power savings of accelerators more precisely. Before FPGA accelerator board is installed into the system, the idle CPU-only system consumes 105.6 W. When executing VGG 16 models using Caffe tools, the average power utilization increases to 137.5 W.

When Nallatech A7-based FPGA board is installed to the system, the idle power consumption is increased to 126.7 W. During execution of ConvNet kernels, total power utilization of heterogeneous system grows to 130.6 W on average. Thus the power consumption on A7-based board for running ConvNet system is (130.6 – 105.6) = 25.0 W. Similar test is conducted on Terasic Arria 10-based board. The idle power utilization of the system is 127.7 W and the running power is 130.1 W. Hence, the average power consumption for executing ConvNet model on Arria 10-based board is (130.1 – 105.6) = 24.5 W. The results from the power measurement are shown in Table 5.4.

Table 5.4: Power Consumption of Accelerators

<table>
<thead>
<tr>
<th>System</th>
<th>CPU-only System</th>
<th>CPU with A7-based Board</th>
<th>CPU with Arria 10-based Board</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Idle Power (Watt)</td>
<td>105.6</td>
<td>126.7</td>
<td>127.7</td>
</tr>
<tr>
<td>System Execution Power (Watt)</td>
<td>137.5</td>
<td>130.6</td>
<td>130.1</td>
</tr>
<tr>
<td>Accelerator Power (Watt)</td>
<td>-</td>
<td>25.0</td>
<td>24.5</td>
</tr>
</tbody>
</table>

5.3 Comparison With Previous Research ConvNet

In this section, we first compare our implementation to the previous FPGA work. Then the comparison to similar designs based on other HPC platforms, such as CPU and GPU, are described.
5.3.1 Performance Comparison with FPGA-based Design

Table 5.5 shows the performance of two proposed on two FPGA boards in comparison to several recent FPGA-based ConvNet designs. To calculate throughput, the number of floating point or fixed point operations is divided by overall classification time, and using GOPS as a unit in both floating point and fixed point design.

For the design based on single precision floating point, Zhang et al. [41] implemented convolution layer that achieved 61.62 GOPS. Similarly, DiCecco et al. [43] reported 55 GOPS on a convolution layer, while they implemented the full system. Our throughput from floating point design on Stratix A7 and Arria 10 is 78.24 GOPS and 145.67 GOPS respectively. Note that our floating point design on A7 achieved 1.65X performance compared to 8-16 fixed point design on the same board [9]. The design on Arria 10 takes advantage of its new DSP block which optimized floating point arithmetic operation.

For the implementation using fixed point representation, our proposed architecture also outperforms all of the previous works, by achieving 306.41 GOPS on A7 and 318.94 GOPS on Arria 10. The speedup obtained on A7 over the best previous design [10] is 2.24X by only using 1/6 number of DSP blocks (131 vs 780). Furthermore, the design shows 2.67X better performance than the RTL design on the same board, which shows that OpenCL based design has potential to compete with RTL design. Our design on Arria 10 presents the highest throughput over other designs, while there is still room to improve.

5.3.2 Performance Comparison with Other HPC Platform-based Design

The performance comparison between our FPGA implementations and the work on CPU and GPU is shown in Table 5.6. We chose fixed point design on two boards to compare with the design on CPU and GPU. We also introduce energy efficiency as an evaluation metric, which is the ratio between throughput and power consumption
Table 5.5: The Comparison with Previous FPGA Works

<table>
<thead>
<tr>
<th>Metrics</th>
<th>FPGA</th>
<th>Method</th>
<th>Model</th>
<th>Model Size (GOP)</th>
<th>Precision</th>
<th>Frequency (MHz)</th>
<th>DSP Usage</th>
<th>Conv Throughput (GOPS)</th>
<th>Overall Throughput (GOPS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zhang et al. [41]</td>
<td>Virtex 7</td>
<td>Xilinx</td>
<td>AlexNet</td>
<td>1.33</td>
<td>32 bit float</td>
<td>100</td>
<td>2,240</td>
<td>61.62</td>
<td>-</td>
</tr>
<tr>
<td>Suda et al. <a href="a">9</a></td>
<td>Stratix-V</td>
<td>Intel</td>
<td>VGG</td>
<td>30.9</td>
<td>8-16 bit fixed</td>
<td>120</td>
<td>-</td>
<td>136.5</td>
<td>117.8</td>
</tr>
<tr>
<td>Suda et al. <a href="b">9</a></td>
<td>Stratix-V</td>
<td>Intel</td>
<td>VGG</td>
<td>30.9</td>
<td>8-16 bit fixed</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>47.5</td>
</tr>
<tr>
<td>Qiu et al. [10]</td>
<td>Zynq</td>
<td>RTL</td>
<td>VGG-SVD</td>
<td>30.76</td>
<td>16 bit fixed</td>
<td>150</td>
<td>780</td>
<td>187.8</td>
<td>136.97</td>
</tr>
<tr>
<td>Ma et al. [13]</td>
<td>Stratix-V</td>
<td>RTL</td>
<td>AlexNet</td>
<td>1.46</td>
<td>8-16 bit fixed</td>
<td>100</td>
<td>256</td>
<td>134.1</td>
<td>114.5</td>
</tr>
<tr>
<td>DiCecco et al. [43]</td>
<td>Virtex 7</td>
<td>Xilinx</td>
<td>VGG</td>
<td>30.9</td>
<td>32 bit float</td>
<td>200</td>
<td>1,307</td>
<td>55</td>
<td>-</td>
</tr>
<tr>
<td>This work(a)</td>
<td>Stratix-V</td>
<td>Intel</td>
<td>VGG</td>
<td>30.9</td>
<td>32 bit float</td>
<td>186</td>
<td>256</td>
<td>-</td>
<td>78.24</td>
</tr>
<tr>
<td>This work(b)</td>
<td>Stratix-V</td>
<td>Intel</td>
<td>VGG</td>
<td>30.9</td>
<td>16 bit fixed</td>
<td>207</td>
<td>131</td>
<td>-</td>
<td>306.41</td>
</tr>
<tr>
<td>This work(c)</td>
<td>Arria 10AX115</td>
<td>Intel</td>
<td>VGG</td>
<td>30.9</td>
<td>32 bit float</td>
<td>198</td>
<td>775</td>
<td>-</td>
<td>145.67</td>
</tr>
<tr>
<td>This work(d)</td>
<td>Arria 10AX115</td>
<td>Intel</td>
<td>VGG</td>
<td>30.9</td>
<td>16 bit fixed</td>
<td>190</td>
<td>543</td>
<td>-</td>
<td>318.94</td>
</tr>
</tbody>
</table>
(GOPS/Watt). From the throughput point of view, GPU is the best choice, followed by two FPGA designs. However, power consumption is another important metric to consider in the contemporary digital design. GPU consumes 10X more power than FPGA and 1.82X more than CPU. When we consider both performance and power, the design on A7 is 1.72X more energy efficient than GPU design. The design on Arria 10 got similar results that 1.82X more efficient than GPU in term of energy consumption.

Table 5.6: The Comparison with Other Platforms

<table>
<thead>
<tr>
<th>Platform</th>
<th>CPU</th>
<th>GPU[10]</th>
<th>FPGA</th>
<th>FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Intel E5-2620</td>
<td>Nvidia K40</td>
<td>Stratix-V GXA7</td>
<td>Arria 10AX115</td>
</tr>
<tr>
<td>Technology</td>
<td>22 nm</td>
<td>28 nm</td>
<td>28 nm</td>
<td>20 nm</td>
</tr>
<tr>
<td>Frequency</td>
<td>2.4 GHz</td>
<td>1 GHz</td>
<td>207 MHz</td>
<td>190 MHz</td>
</tr>
<tr>
<td>Power(Watt)</td>
<td>137.5</td>
<td>250.0</td>
<td>25.0</td>
<td>24.5</td>
</tr>
<tr>
<td>Lattency(ms)</td>
<td>445.66</td>
<td>17.25</td>
<td>100.84</td>
<td>96.88</td>
</tr>
<tr>
<td>Throughput (GOPS)</td>
<td>69.33</td>
<td>1783.90</td>
<td>306.41</td>
<td>318.94</td>
</tr>
<tr>
<td>Energy Efficiency (GOPS/W)</td>
<td>0.50</td>
<td>7.13</td>
<td>12.26</td>
<td>13.02</td>
</tr>
</tbody>
</table>
6 Conclusion

In this work, we present end-to-end ConvNet implementation using Intel FPGA SDK for OpenCL targeting Intel FPGAs. We first describe the optimization strategies on OpenCL-based FPGA design that utilize massively parallelism and high bandwidth memory access patterns. Then the computational and space complexity is quantitatively analyzed, which shows that convolutional layers are computation intensive while the FC layers are memory bandwidth bounded. We use several techniques, including data rearrangement, data quantization, and batch processing to alleviate imbalanced bandwidth requirement of FC layers. Finally, we propose a scalable and parameterized ConvNet implementation with four OpenCL kernels that leverage data parallelism and loop parallelism: Mapping kernel, Reduction kernel, Pooling kernel, and Output kernel. These kernels are executed on multiple streams that utilize task parallelism source in ConvNet. Our experimental results show that the proposed design and implementation outperforms all previous FPGA-based work. Also, our optimized work on two different FPGA boards shows 24.3X and 1.7X better energy-efficiency than the solution on modern CPU and mid-end GPU.

As mentioned in Chapter 1, the objective of this thesis is to answer two main question as follows:

- How to optimize HLS design when targeting Intel FPGAs?
- Can FPGAs outperform other HPC platforms on deep ConvNet by using Intel FPGA SDK for OpenCL?

As a conclusion, we have answered our first question by analyzing optimization techniques in Chapter 3. For the second question, we have answered by presenting optimized deep ConvNet FPGA implementation that is more energy efficient than multi-core CPU and mid-end GPU.
6.1 Future Research

In this research, FPGA with limited resources (Stratix A7) has shown comparable results with the mid-range FPGA (Arria GX 10). The reason is that at the time of writing the thesis, the only initial release version of BSP is available which does not support most recent Intel compiler (AOC v16.1). On that version, the compiler is further optimized for targeting A10 FPGA. It would be interesting to synthesize the design with the newer version of the compiler. Additionally, the current A10-based board uses conventional DRAM technology which has limited bandwidth. Intel 10 series FPGA also support Hybrid Memory Cube (HMC) that will deliver ultra-high memory bandwidth like GPUs. It would be interesting to compile the proposed design on these board to see how much improvement could be achieved. Furthermore, Qiu et al. [10] shows an aggressive data quantization strategy by using 4-8 bit fixed representation with dynamic configuration resulting in less than 1% accuracy loss. It would be interesting to apply this strategy on the proposed architecture to see the results. Finally, in GPU-based solution, Mathieu et al. [30] has shown that replacing convolution by FFT is another direction to have increased performance, which also can be tried on the FPGA.

In this research, we mainly focus on forwarding pass of the ConvNet which is the classification. There is also another computation-intensive part in the ConvNet which is the training process. The training of the recent ConvNet models is widely done by GPUs that takes several hours. It could be interesting to see acceleration of the training process on FPGAs.
REFERENCES


NAME: Huyuan Li

PLACE OF BIRTH: Yanji, Jilin, China

YEAR OF BIRTH: 1987

EDUCATION:

Beijing Forestry University, Beijing, China
Bachelor of Engineering, College of Technology 2006-2010

University of Windsor, Windsor ON, Canada