Communication architectures for single-chip data routers.

Gopal Panneerselvam
University of Windsor

Follow this and additional works at: https://scholar.uwindsor.ca/etd

Recommended Citation
https://scholar.uwindsor.ca/etd/1481

This online database contains the full-text of PhD dissertations and Masters’ theses of University of Windsor students from 1954 forward. These documents are made available for personal study and research purposes only, in accordance with the Canadian Copyright Act and the Creative Commons license—CC BY-NC-ND (Attribution, Non-Commercial, No Derivative Works). Under this license, works must always be attributed to the copyright holder (original author), cannot be used for any commercial purposes, and may not be altered. Any other use would require the permission of the copyright holder. Students may inquire about withdrawing their dissertation and/or thesis from this database. For additional inquiries, please contact the repository administrator via email (scholarship@uwindsor.ca) or by telephone at 519-253-3000 ext. 3208.
NOTICE

The quality of this microform is heavily dependent upon the quality of the original thesis submitted for microfilming. Every effort has been made to ensure the highest quality of reproduction possible.

If pages are missing, contact the university which granted the degree.

Some pages may have indistinct print especially if the original pages were typed with a poor typewriter ribbon or if the university sent us an inferior photocopy.

Reproduction in full or in part of this microform is governed by the Canadian Copyright Act, R.S.C. 1970, c. C-30, and subsequent amendments.

AVIS

La qualité de cette microforme dépend grandement de la qualité de la thèse soumise au microlimage. Nous avons tout fait pour assurer une qualité supérieure de reproduction.

S'il manque des pages, veuillez communiquer avec l'université qui a conféré le grade.

La qualité d'impression de certaines pages peut laisser à désirer, surtout si les pages originales ont été dactylographiées à l'aide d'un ruban usé ou si l'université nous a fait parvenir une photocopie de qualité inférieure.

La reproduction, même partielle, de cette microforme est soumise à la Loi canadienne sur le droit d'auteur, SRC 1970, c. C-30, et ses amendements subséquents.
COMMUNICATION ARCHITECTURES FOR SINGLE-CHIP DATA ROUTERS

by

Gopal Panneerselvam

A Dissertation Submitted to the Faculty of Graduate Studies and Research through the Department of Electrical Engineering in partial fulfillment of the requirements for the Degree of Doctor of Philosophy at the University of Windsor

Windsor, Ontario, Canada

1991
The author has granted an irrevocable non-exclusive licence allowing the National Library of Canada to reproduce, loan, distribute or sell copies of his/her thesis by any means and in any form or format, making this thesis available to interested persons.

The author retains ownership of the copyright in his/her thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without his/her permission.

L'auteur a accordé une licence irrévocable et non exclusive permettant à la Bibliothèque nationale du Canada de reproduire, prêter, distribuer ou vendre des copies de sa thèse de quelque manière et sous quelque forme que ce soit pour mettre des exemplaires de cette thèse à la disposition des personnes intéressées.

L'auteur conserve la propriété du droit d'auteur qui protège sa thèse. Ni la thèse ni des extraits substantiels de celle-ci ne doivent être imprimés ou autrement reproduits sans son autorisation.

To my mother and my father.
ABSTRACT

This dissertation presents a novel architectural technique for systolic architectures for applications which traditionally use high wire organizations in VLSI.

Following a review of current VLSI research and VLSI models, this dissertation argues for a particular computational model (Chazelle's model) as being appropriate for today's VLSI and ULSI technology.

Systolic arrays are particularly suited for applications where only local interprocessor communication of data is required. In areas where non-local data communication is predominant, the so-called "high wire organizations" are traditionally used. Such networks include sorting arrays, interconnection arrays. Using Chazelle's model, an analysis of well known interconnection networks shows that "inefficient" systolic arrays, for routing and for sorting, outperform, so far as asymptotic performance metrics are concerned, high wire organizations traditionally used for such applications.

This dissertation then proposes a new systolic architecture using the novel design philosophy of locally long but globally short connections. This involves designing arrays using large, complex cells instead of fine-grained cells. This is termed "systolic architectures using cells of controllable complexity" since the latency and/or pipeline period requirement of a user determines the size and hence the interconnection complexity of the cells in a systolic array of complex cells. It turns out that many important application areas (e.g., interconnection networks, sorting networks and FFT) are suitable candidates for this approach. This class of architectures is well suited for ULSI implementation.

An experiment in designing interconnection networks show that this concept of arrays using cells of controllable complexity is useful, even in current 1.2μ VLSI technology.
ACKNOWLEDGEMENT

I would like to express my sincere gratitude to my supervisors, Dr. G.A. Jullien, Dr. S. Bandyopadhyay and Dr. W. C. Miller for their patience, concern, advice and personal support during my stay in Windsor. Without this constant encouragement and stimulating discussions, it would have been impossible to complete this investigation. I also express my gratitude to members of my advisory committee, Dr. H.W. Kwan and Dr. Frost for their numerous comments and suggestions during this period.

I am grateful to Dr. E. Swartzlander, University of Texas at Austin, who has agreed to act as my external examiner, in spite of his extremely busy schedule. I am also grateful for his valuable suggestions.

During my investigations, Mr Bruce Erickson, Research Manager VLSI Research Group, has been extremely helpful. Without this support, it would have been very difficult to use the VLSI design tools effectively. I am also very thankful to all my colleagues in the VLSI research group. In particular, I would like to acknowledge the moral and intellectual support I have received from Mr A. Annaamalai, Mr. D. Phoukas, Mr Bill Robison, Ms. A. Sarkar, Mr. Ed Scott, Prof. Wang and Dr. D. Zhang. Mr D. Reaume and Dr. N.M Wigley of Mathematics department have been generous with their time and valuable advice.

Without the unstinting moral support, encouragement and love I received from my wife Nirmala during many difficult periods, this work would not have been possible. My daughter Priya made all this effort worth while.

Finally, I express my heartfelt thanks to my parents who sacrificed so much so that I may get ahead in life. Without their love, encouragement and care, I could not have reached this point in my career.
# TABLE OF CONTENTS

CHAPTER 1 INTRODUCTION ................................................................. 1

1.1 PREAMBLE .................................................................................. 1

1.2 COMPETING ARCHITECTURES IN THE VLSI/ULSI ENVIRONMENT 2

1.2.1 SYSTOLIC ARCHITECTURES ..................................................... 2

1.2.2 HIGH WIRE ORGANIZATIONS .................................................. 3

1.3 NEED FOR VLSI MODELS ............................................................ 4

1.4 SCOPE OF THIS THESIS ............................................................... 5

CHAPTER 2 REVIEW OF VLSI/ULSI MODELS ........................................... 9

2.1 INTRODUCTION ............................................................................. 9

2.2 MODELLING A VLSI CIRCUIT ....................................................... 10

2.3 TIME ........................................................................................... 13

2.4 AREA .......................................................................................... 15

2.5 I/O CONSIDERATIONS ............................................................... 15

2.6 PERFORMANCE METRIC FOR VLSI ............................................. 16

2.7 EFFECT OF SCALING IN VLSI/ULSI .......................................... 17

2.8 A MODEL FOR ULSI TECHNOLOGY .............................................. 21

2.9 SUMMARY ................................................................................... 23

CHAPTER 3 ULSI SYSTOLIC ARRAYS FOR ROUTING AND FAST
COMPUTATIONS .................................................................................... 24

3.1 INTRODUCTION ............................................................................. 24
CHAPTER 1
INTRODUCTION

1.1 PREAMBLE

The continuing evolution of semiconductor technology, with respect to reduction of minimum feature size, enlargement of chip area and improvement in packing efficiency has made it feasible to put millions of transistors in a single chip. The industry is emerging from the Very Large Scale Integration (VLSI) era into the Ultra Large Scale Integration (ULSI) era (feature size < 1μm) [47][46][16]. Reisman's curve in Figure 1.1 depicts this dramatic development [61][16]. It is expected that 16M DRAM (0.5μ technology) will be commercially available in 1993 [16]. 64 MByte DRAMs are currently under development and will undoubtedly be in the market place by the middle of the decade. In view of these developments, it is important to look at the change in architectures that we wish to place on high density chips as we traverse the VLSI/ULSI technology boundary. The theme that will emerge from this thesis is that solutions which are expensive in terms of number of active elements but are more efficient in terms of layout area and speed of operation are the order of the day for applications that will be in the supercomputer class. We will identify such architectures with a class of systolic arrays [34][33][35][40][41] that we expect will blossom as the technology develops. Systolic arrays are well established for arithmetic computation, where only local inter processor data movements are required. In this thesis, we will show that systolic arrays are further applicable for data routing applications, where data moves rapidly, such as sorting or interconnection networks.
1.2.1 COMPETING ARCHITECTURES IN THE VLSI /ULSI ENVIRONMENT

As the technology advances, it is important to examine the existing architectures and compare them from the technological point of view, as well as with the advancement of CAD tools. We can divide these architectures into two major categories using their communication structures, namely, locally connected systolic organizations and high wire organizations [82].

1.2.1 SYSTOLIC ARCHITECTURES
INTRODUCTION

A systolic array is a set of interconnected cells, each capable of performing some simple operation \[34\][40]. Systolic architectures have been investigated over the last ten years for important classes of digital systems. Although their use has been somewhat limited, this is undoubtedly due to the mis-match of silicon technology available during the time that these architectures were developed. Our thesis is that certain classes of systolic arrays will become important as the technology provides greater integration density.

The main reason for our optimism is that systolic architectures provide an area efficient layout without communication overhead by exploiting the nearest neighbor connection on regular geometrical shaped processors \[34\][40][18]. Various circuits based on systolic architectures have been proposed for applications such as matrix computations, data base machines, digital signal processing and simulated annealing \[9\][35][36][48][55][77][75]. Systolic arrays have high throughput since they use extensive pipelining. The nearest neighbor connection is an important property of systolic arrays since complex interconnections are expensive in terms of silicon area in VLSI/ULSI designs.

It is convenient to test the electrical characteristics of a small number of cells thoroughly before designing a systolic array using a large number of such cells. Diagnosis of such structures is often quite straight forward \[60\] involving a constant number of test vectors independent of the size of the array. With this architectural simplicity, researchers have extensively investigated systolic architecture in VLSI design methodology. Many researchers recommend systolic architectures as a suitable candidate for future generation chips or integrated systems, viz., Wafer-Scale-Integration (WSI), 3-D chips \[39\][76].

1.2.2 HIGH WIRE ORGANIZATIONS
INTRODUCTION

High wire organizations consist of processors or nodes connected using long communication links to achieve an optimal number of processors, with a minimum number of steps. Their ability to transmit large amounts of data across arbitrary boundaries quickly gives these organizations an essential advantage, for many important applications, over organizations like the rectangular grid. These high wire organizations are recommended for "supercomputers". The fast communication capabilities are essential for data routing applications such as interconnection networks, sorting, FFT computations, etc. The implementation aspects of high wire organizations in VLSI have been studied by many researchers [19,25,30,42,78-80,82], and their results have shown that the area required for interconnection dominates processor area.

In this dissertation we examine both high wire and systolic organizations for currently available technologies, and show that systolic organizations are not only suitable for arithmetic computation, which only require local data movement, but are also suitable for high data routing applications in the ULSI environment.

1.3 NEED FOR VLSI MODELS

In order to analyze the performance of different VLSI circuits, it is important to have an adequate model. Prior to the VLSI era, the complexity of a circuit was measured in terms of the gate or transistor count. In VLSI implementations, however, the area needed for interconnecting active devices became very important. In the so called 'high wire' organizations [82] this area is far higher than the area occupied by active devices. A number of models have been investigated in recent times [8][12][11][45][78][79]. These models allow us to estimate the asymptotic bounds on characteristics such as chip area, computational time, latency time and pipeline period. Such models are technology
independent. We have to remember that the asymptotic bounds on the performance predicted by these models will be particularly useful as we move into progressively denser ULSI circuits in the next few years where the number of cells in a chip will be at least a hundred times larger than they are today [20][16]. Asymptotic bounds show the relationship of the inputs on the parameters of area and time; however, the value of the asymptotic constants are hidden. In this thesis we propose a pragmatic design methodology for VLSI and ULSI technologies that includes the importance of these constants.

1.4 SCOPE OF THIS THESIS

In this thesis, we investigate applications of systolic arrays for routing applications. We explore novel non traditional applications of systolic arrays and show that, in terms of asymptotic bounds, simple systolic arrays have better asymptotic performance bounds than circuits based on more complex interconnections. Several such circuits have been proposed in the literature. Traditional designs have attempted to minimize the number of processing elements in digital systems. In the ULSI era, a complex digital subsystem consisting of numerous processing elements can be fabricated on a single chip. We show that the asymptotic bounds on the performance of such systems need to take the intercell propagation delays into account. Using an appropriate VLSI model, which does take this delay into account, we show that simple systolic realizations are potentially superior to solutions which attempt to minimize the number of processors using a high wire organization. However, minimizing the number of processors is also an important factor, which we considered when taking into account minimizing communication overhead. The resulting methodology yields a new class of area and time efficient systolic architectures.
INTRODUCTION

In chapter 2, we briefly review key concepts in VLSI design that allow the determination of performance metric for VLSI circuits and argue for Chazelle's model [11] in the emerging ULSI era.

In chapter 3, we look at the applicability of systolic arrays in designing interconnection networks. In multiprocessor design, efficient data communication capabilities are extremely important and, in this context, we analyze a number of popular routing networks. We show that if the propagation delays are taken into account, the performance metric of networks which are currently popular are not attractive. We also examine a "cross bar switch" type network, that can be easily realized as a systolic array, and even though the number of 2X2 switches in such a network is large, the propagation delay between stages of the network is constant, independent of the size of the array. The performance metric of the systolic routing network are superior to routing networks which use high wire organizations. We follow this by a critical evaluation of the problem of self routing [50] in such networks. In a multiprocessor system, the routing network may have to change permutations quite frequently. Indeed, every successive communication from a given processor may specify different processors as destinations. This means that the time required to determine the switch settings in a routing network may be a very significant factor when determining the throughput rate of the network. A straightforward way to handle this problem is to use a self routing [50] scheme. A perimeter sorting network [14] is an obvious solution to achieve self routing. We show that a sorting network, based on the systolic version of Kautz' network [28], has a better performance metric compared to sorting networks requiring fewer processors and high wire organizations. The low latency time makes this S-array attractive in designing interconnection networks.

In chapter 4, we define a new concept of locally long, globally short interconnections in a systolic array; this concept is offered as a technique for handling massively parallel computational networks for ULSI densities. Using sorting as the main application area, we
have defined complex cells in which the *intracell* communication uses a high wire organization. The size of a cell is determined by the desired pipeline period and the fabrication technology. Using these cells as a basic building block, we then define systolic arrays for sorting where the *intercell* communication is based on local (nearest neighbors) connections alone. Using this approach it is possible to achieve a compromise between the complex interconnection of a high wire organization requiring relatively few cells and simple organization of a systolic architecture requiring more processors. We call this approach 'systolic architectures using cells of controllable complexity' since the complexity of *intracell* communication, which has a direct bearing on the complexity of the cells constituting the array, may change from application to application. This complexity is determined by user requirements and the fabrication technology being used. Then we present another perimeter sorting algorithm which may be readily realized by a systolic network using 2x2 comparators. This network has the same asymptotic bounds as the S-array, so far as the area and time are concerned, but actually requires fewer cells. This approach is also amenable to the complex cell approach. We finally show that the concept of complex cells is useful in deriving globally short routing architectures; we demonstrate that this concept maps to computationally intensive routing networks using the Fast Fourier Transform (FFT) as an example.

Finally, in Chapter 5, we cement the new concepts introduced in this research work using empirical results obtained from a double metal CMOS 1.2 μ fabrication technology. We consider routing as the application area and design a systolic array and butterfly network using a layout scheme which is applicable to networks of any size. We develop a model for the area and time of a butterfly element of arbitrary size and determine that a network of such butterflies has a considerably smaller area compared to a systolic layout; however, the pipeline period of a butterfly degrades linearly with the size of the network. We use our model to examine different scenarios ranging from a very fast routing network to a network
with relatively low speed requirements. We observe that for different speed requirements, it is advantageous to use systolic arrays with cells of different sizes. This establishes the fact that, even for current technologies, our approach of systolic architectures using cells of controllable complexity offers advantages over conventional designs.

We conclude the thesis with a discussion of the findings of the search work in Chapter 6. Suggestions for future work are also offered.
2.1 INTRODUCTION

Since different VLSI circuits may have completely distinct characteristics, it was difficult, in the past, to come up with a standard way to compare circuits to solve a given problem. Another difficulty was to estimate how the complexity of the circuit changes if the size of the problem changes. A substantial amount of investigation into these problems has led to models of computation for VLSI. These theoretical models are essential for evaluating and comparing circuit performances and in establishing lower bounds on chip areas and computation times. In this chapter we review, briefly, how this modelling is performed and argue for a particular model which appears appropriate for ULSI technology. In subsequent chapters, we will use this model to compare existing VLSI and ULSI arrays.

The most important parameters in any VLSI computational model are the area of the circuit and its speed. The size of the circuit is extremely important even in printed circuit board design [73]; in VLSI fabrication, the cost of fabrication of a circuit is an exponential function of its area, A, [82]; the maximum die area for a single chip is on the order of 1cm². Silicon area consumed is more important than the transistor or gate count used in earlier performance metric. Thompson shows in his dissertation [79] that, in many circuits, the area of the chip is determined by the interconnection area rather than the area occupied by transistors. In other words, communication in VLSI is not free. Since
communication between transistors may require more silicon area than the area for the active elements themselves, it is important to consider the actual layout of active elements in the plane, along with their interconnections, when analyzing a VLSI circuit.

Two parameters are important in determining the speed of a circuit. The first parameter is the time of computation, \( T \). We also use the term latency time, interchangeably with the term "time of computation", to describe \( T \). One way of determining this parameter is by counting the number of elementary operations that are performed by the circuit when computing its output [78]. However, a more convenient way is to measure speed as the time between the application of the first input bit and the appearance of the last output bit [11]. We will follow the latter convention. The second parameter is the pipeline period, \( P \). This is determined by the minimum time separating two input sets [83].

In this chapter we briefly review the graphical model for VLSI circuits, and speculate on how the trends in this decade will affect the design of next generation ULSI circuits. We review the notion of area in graph theoretic terms. To model time, we examine four popular models. We look at restrictions on I/O placement and use a conservative and practical method to place I/O pads for this investigation. We describe popular performance metric for VLSI circuits which are in the form \( AT \), \( AT^2 \), \( AP \) and \( ATP \) and their physical significances. We have used all these metric in this thesis. Finally we look at the current trends in ULSI technology. We argue that, in view of ULSI trends, for high wire organizations, among the four models for time estimation that we have mentioned, the linear delay model for time is most applicable.

2.2 MODELLING A VLSI CIRCUIT
Pioneering work on models for VLSI computation was performed by Thompson [78][79], Brent R.P. and H.T. Kung [8], Mead [44][45], Vuillemin [83], Chazelle and Monier [12], [11], Lipton et al. [43]. Mead and Rem are among the first investigators who pointed out a need for a novel complexity theory, which involves functions of both area and time, so that, when estimating the area, the size of the processing element as well as wire area is to be included [45]. Mead and Conway also introduced VLSI design using $\lambda$, the elementary distance unit [44]. $\lambda$ depends on technology and has steadily become smaller with time. Abelson was among the first to point out that communication between processors is a significant cost in the complexity of distributed systems [1].

We now describe, in some detail, the graph model we will use in this thesis. Any VLSI circuit can be modelled [79] by a directed planar graph where the nodes correspond to the active elements, e.g., transistors, or cluster of transistors, or gates (Thompson uses the term nexus [78] for nodes) and edges representing interconnections. The edges are used for transfer of information from one node to another node, to a power line or to clock generators. The computational graph is depicted as a grid of unit squares. This is the reason why the model is known as the grid model. Each side of unit square in the grid model represents manufacturing and physical limitations. Following the recommendations of Mead and Conway, this minimal spacing in the grid model is $4\lambda$. This gives us the size, $16\lambda^2$, of a unit square. One unit square is just large enough to contain one transistor or one wire cross over. Wires are laid out on a grid with unit spacing. If two metal layers are available, one layer is devoted to the $x$ direction and the other to the $y$ direction as described in [44]. Wires meet only at a node, which are represented as squares. If $d$ wires connect to a node, then the node is a square with side $d$. At most two wires may cross each other at any point in a plane. Wire may not cross over nodes, nor can nodes cross over nodes. A grid model realization is illustrated in Figure 2.1 [82].
VLSI circuits are implemented as convex planar graphs, because of heat-dissipation and packing requirement [8]. This is a convention that we will follow in our systolic arrays.
2.3 TIME

A unit of time is the minimum time in which an event occurs (e.g., the time taken for a transistor to switch). In a practical circuit, for instance, using a two phase clock, the unit time is between the leading edges of the clocks driving each of the two phases [82].

Models differ radically in the mechanism they use to compute the time of computation T. There are four models that have been proposed for estimating communication time in a VLSI circuit as discussed below:

i) *Constant time model:* In this model, a bit requires constant time \( \tau \) to propagate along a wire regardless of the length of the wire [8]. This has also been called the synchronous model.

ii) *Logarithmic time model:* In this model, a bit requires a time \( O(\log l) \) time to propagate along a wire length \( l \) [44] and [80]. This assumes that there are \( \log l \) stages of drivers to amplify the signal. Larger drivers, of course, occupy more area, but never take more than 10% of the wire they drive [79], [80].

iii) *Capacitive model:* In this model a bit requires \( O(l) \) time to propagate along a wire of length \( l \) [7].

iv) *Diffusion model:* In this model a bit requires a time \( O(l^2) \) to propagate along a wire of length \( l \) [11][68].

The ultimate justification for the linear model comes from a speed-of-light argument. No information can propagate faster than light. Moreover, in practice, parasitic effects reduce the speed of propagation several orders of magnitude below that limit and this makes the linear dependency important [11].
Based purely on asymptotic considerations, the diffusion model appears most realistic since the resistance, $R$, and the capacitance, $C$, of a wire of length $l$ are both proportional to $l$. Thus the $RC$ delay is proportional to $l^2$. Thompson as well as Mead and Conway indicate that the propagation delays may be made independent of the wire length by fitting larger drivers to longer wires. This is applicable for short wires typical of VLSI circuits fabricated in the early eighties. Chazelle suggested that it may be necessary to decompose long wires into wires of constant length connected by delay (computing the identity function). This gives us the linear delay model. A careful analysis of physical phenomena occurring in VLSI circuits appears in [7]. This reference considers the synchronous, capacitive and diffusion model, and defines a figure of merit $\gamma = \frac{C_l}{C_0}$ where $C$ is the capacitance of wire per unit length, $l$ is the length of wire and $C_0$ is the capacitance of the active device. They conclude that

- for small $\gamma$, ($\gamma < 1$), the propagation delay is constant (synchronous model)
- for moderate $\gamma$, ($1 \leq \gamma \leq 1000$), the propagation delay is linear (capacitive model)
- for large $\gamma$, ($1000 \leq \gamma$), the propagation delay is nonlinear (diffusion model)

In terms of the technology of the early eighties, the synchronous model was quite valid. The trend, however, is definitely to, at least, moderate values of $\gamma$ and we will see, in section 2.8, Chazelle's assumption, that the time of propagation along the wire is at least proportional to the length of the wire, appears to be accurate in the foreseeable future. In our analysis we will use the linear delay model.
2.4 AREA

The lower bound on the total area, \( A \), of the embedded communication graph occupied on a grid is equal to the number of unit squares occupied by wires or nodes. The number of squares in the smallest bounding rectangle is represented as the upper bound [79]. Baudet [6], Krishnan [32] and Kurdahi et al. [37] proposed different approaches for measurements of area; however we follow Thompson’s method.

![Diagram](image)

Figure 2.2 Thompson layout for n=16 Shuffle Exchange graph.

As an example, Fig 2.2 shows the communication graph for a shuffle exchange network. The lower bound here is 58 units and the upper bound is 60 units.

2.5 I/O CONSIDERATIONS

Placement of I/O pads and the possibility of replication of input pads have some importance in VLSI complexity analysis. Savage [66][67], assumed that each input variable is supplied exactly once to the chip and each input enters at one place on a chip. Kedem and Zorat [29] showed that relaxation of Savage’s restrictions (i.e., input replications both in
space and in time) may be quite profitable. Baudet [6] assumed that both inputs and outputs are data independent, and input variables are read only once. Memory based storage structures are proposed by Wong and Kung [84]. Other researchers have imposed limitations on I/O port size, minimal area I/O port, fixed area I/O port and entropy constraints for internal data communication [8][11][83][86].

In our discussions, we have not looked at I/O considerations in great detail. In our designs, we will ensure that all data input to (or output from) an array is along the perimeter of the chip. This avoids the problem of considering the additional overhead of routing the input (output) lines inside the array itself.

2.6 PERFORMANCE METRIC FOR VLSI

As explained earlier, the performance from VLSI models is measured by using area, $A$, and time, $T$, or some combination of these two [45]. Thompson proved his lower bounds on the performance of a VLSI circuit by considering the communication graph for a VLSI array. He defined a minimum bisection width `$\omega$' of the communication graph as the number of edges that need to be removed to disconnect one half of the vertices from the other half. The area of the graph is proved to be at least proportional to the square of its bisection width since Thompson showed that $A \geq \omega^2/4$. The time taken by the communication graph (to solve a n-point DFT problem or a sorting problem) is at least inversely proportional to its width, $(T = \Omega(n \log n)/\omega)$.

Different researchers have proposed different performance metric based on the area, $A$, and time, $T$. The most common metric is the area time product $AT$. Another bound $AT^2$ has also been used, and many 'strong' lower bounds, that do match the best circuit we can construct, are lower bounds on the product $AT^2$ [82]. This bound is based not on memory.
requirement or input/output rate, but on the requirements for information flow within the chip [82]. One convenient way to characterize all metrics used in the literature is to use the general form $AT^x$, for some $x$, $0 \leq x \leq 2$. The time taken by the communication graph (to solve the n-point DFT or sorting problem) is at least inversely proportional to its width, $(T = \Omega(n \log n)/\omega)$. The minimum value of a performance metric having the form $AT^x$ occurs, when $\omega = \Theta(n^{1/2})$. This leads to a general lower bound [79].

$$AT^x = \Omega(n^{1+x/2} \log^{x} n), \text{ for } 0 \leq x \leq 2 \quad (2.1)$$

For pipelined systems, Chazelle et al. introduced the $ATP$ bound where $P$ is the pipeline period. For many applications (e.g., digital signal processing), latency time is not very important. What is important is to have a very high throughput rate. A good circuit, in such applications should have a low area, $A$, and a low pipeline period, $P$. For such applications, the metric, $AP$, is an appropriate lower bound [6].

In our investigations, we will use the metrics $AT$, $AT^2$, $ATP$ and $AP$ to analyze the complexity of VLSI circuits.

### 2.7 EFFECT OF SCALING IN VLSI/ULSI

Miniaturization of MOS transistor dimensions continues to improve circuit speed and packing density. Ideal scaling theory was one of the first approaches to model the shrinking of MOS transistors [15]. When a MOS device is scaled in five dimensions -- the three physical dimensions, voltage level, and doping concentration, it leads to greater speed and density as well as lower power consumption. Scaling improves circuit performance by reducing capacitances and voltage swings and, at the same time, ensures the physical integrity of devices by keeping the electrical field constant.
Voltage scaling has not yet been a major factor due to commercial considerations [3].

An MOS transistor is shown in Fig 2.3.

![MOS transistor diagram]

Figure 2.3 A MOS transistor.

Table 2.1 [3] shows the effects of scaling on such devices. The table shows that, with scaling, devices get faster, power dissipation and power-delay products of the devices are reduced, packing density improves, and power dissipation density remains constant. Fast chips that integrate a large number of transistors become possible and the VLSI era has now given way to the ULSI era with continuing improvements in scaling [47][46]. Interconnection issues are the main factors that determine the number of elements in the circuit that can be integrated on a chip with a given chip performance [3][20][2][22][23][24][51][62] [63][64][65][71][87]. This is true for CMOS, bipolar, and gallium arsenide (GaAs) technologies [3].
Table 2.1 Scaling effects on Transistor

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Scaling factor S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension ((W,L,t_{gox}, X_j))</td>
<td>(1/S)</td>
</tr>
<tr>
<td>Substrate doping ((N_{SUB}))</td>
<td>(S)</td>
</tr>
<tr>
<td>Voltage ((V_{DD}, V_{TN}, V_{TP}))</td>
<td>(1/S)</td>
</tr>
<tr>
<td>Current per device ((I_{DS} = W_{eox}/L \cdot t_{gox} \cdot (V_{DD} - V_T)^2))</td>
<td>(1/S)</td>
</tr>
<tr>
<td>Gate Capacitance ((C_g = \varepsilon_{ox}WL/t_{gox}))</td>
<td>(1/S)</td>
</tr>
<tr>
<td>Transistor on-resistance</td>
<td>1</td>
</tr>
<tr>
<td>Intrinsic gate delay ((t = C_g \Delta v/I_{Dsat} = R_{on}C_g))</td>
<td>(1/S)</td>
</tr>
<tr>
<td>Power-dissipation per gate ((P=IV))</td>
<td>(1/S^2)</td>
</tr>
<tr>
<td>Power-delay product per gate ((P\tau))</td>
<td>(1/S^3)</td>
</tr>
<tr>
<td>Area per device ((A=WL))</td>
<td>(1/S^2)</td>
</tr>
<tr>
<td>Power-dissipation density ((P/A))</td>
<td>1</td>
</tr>
</tbody>
</table>

Scaling effects occur on both interconnection capacitance and resistance. With increasing chip dimensions, parasitic interconnection capacitance dominates the gate capacitance, and the speed improvement expected from simple scaling does not apply to circuits that drive global communication lines. Simple scaling assumes a reduction in the capacitive loading due to wires. This is true, locally, when a circuit is connected only to its neighbors, but for circuits that drive long global wires, the capacitive loading actually increases because chips get bigger with time. Large capacitive loads also increase power consumption.
Table 2.2. Scaling effects on interconnection

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Scaling factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cross sectional dimension ($W_{int}, H_{int}, W_{mp}, t_{ox}$)</td>
<td>$1/S$</td>
</tr>
<tr>
<td>Resistance per unit length ($R_{int} = t_{int}/W_{int}H_{int}$)</td>
<td>$S^2$</td>
</tr>
<tr>
<td>Capacitance per unit length ($C_{int} = e_{ox}W_{int}/t_{ox}$)</td>
<td>$1$</td>
</tr>
<tr>
<td>RC constant per unit length ($R_{int}C_{int}$)</td>
<td>$S^2$</td>
</tr>
<tr>
<td>Local interconnection length ($l_{loc}$)</td>
<td>$1/S$</td>
</tr>
<tr>
<td>Local interconnection RC delay ($R_{int}C_{int}l_{loc}^2$)</td>
<td>$1$</td>
</tr>
<tr>
<td>Die size ($D_c$)</td>
<td>$S_c$</td>
</tr>
<tr>
<td>Global interconnection length ($l_{int}$)</td>
<td>$S_c$</td>
</tr>
<tr>
<td>Global interconnection RC delay ($R_{int}C_{int}l_{int}^2$)</td>
<td>$S^2S_c^2$</td>
</tr>
<tr>
<td>Transmission line of flight ($l_{int}/v_c$)</td>
<td>$S_c$</td>
</tr>
</tbody>
</table>

$S, S_c$: Scaling factor for device dimension and chip size respectively

In addition to large capacitance loads resulting from long interconnections, the resistance of the lines also becomes a major concern. Simple scaling of local and global interconnections is summarized in Table 2.2 which uses interconnection parameters shown in Fig 2.4.

Figure 2.4 Interconnection parameters.
In addition to scaling down the size of individual devices, chip size has increased continuously throughout the evolution of ICs. This can be modelled as a chip scaling factor $S_c$, which represents the increase in the length of the one side of a die. As a result, global interconnection length, $l_{\text{int}}$, increases by $S_c$, and the distributed RC delay of long lines degrades by $S^2 S_c^2$.

When the width of the wire is increased, resistance drops, but the capacitance increases by the same amount. Consequently, the RC constant cannot be reduced by adjusting mask dimensions and is solely determined by the technology [4][3]. This is a very important factor in determining the limitations in using long wires in a VLSI circuit and future improvements in $S$ and $S_c$ will mean rapid increase in the interconnection delay.

### 2.8 A MODEL FOR ULSI TECHNOLOGY

As shown in Table 2.1 and 2.2, scaling reduces not only the dimensions of a device but also increases its speed. On the other hand, for interconnections, the global interconnection RC constant per unit length is increased by $S^2 S_c^2$. Thus, with the evolution of technology, device delay is decreasing but interconnection delay is increasing; the wire delay controls the speed of the computations rather than the device delay [3]. In a ULSI environment, long wires pay double penalty - both silicon area and propagation delay increase. The computational model we choose for ULSI has to reflect these scaling effects. An important paper in this area is by Zhou et al [87].

The fact that the dimensions for interconnections do not scale is important in wire delay assumption. For example in 3μ and 1.2μ technologies, the metal 1 widths (3 and 2.0 microns, respectively, obtained from Canadian Microelectronics Corporation design rules) are not even scaled by a factor of 2 as would be expected using simple scaling assumptions.
[10]. In sub micron technologies, a minimum size transistor of 0.1μ device width can not directly drive a metal width of 1μ; this limits the driving capability of devices and also does not utilize the maximum scaling effect. Thus, as the technology evolves, the chip area is further dominated by wire area and propagation time by the wire delay.

We have mentioned earlier that Bilardi et al [7] defined a figure of merit $\gamma = \frac{C_1}{C_0}$ where $C$ is the capacitance of wire per unit length, $l$ is the length of wire and $C_0$ is the capacitance of the active device. As the technology advances, the capacitance per unit length of the wires in a multilevel interconnection scheme approaches a lower limit of 2 pF/cm with SiO$_2$ as the dielectric material [71]. In practice approximately 3 pF/cm is achieved, whereas a minimum size gate capacitance is $2 \times 10^{-3}$pF [4]. This yields a high value for $\gamma$, in the range of $10^3$, as shown in Bilardi et al. for a minimum wire length of 1 cm. For such value of $\gamma$, the wire delay of Chazelle et al. and Seitz’s model is expected to be predominant [7]. Therefore, we will use Chazelle’s linear model for calculations of wire delay. In fact, for values of $\gamma > 10^3$, the nonlinear effect starts to become important. We are actually being conservative when we assume the capacitive model. If we assume the diffusion effect, where the delay is proportional to the square of wire length, the effect of wire delays degrade the performances of VLSI circuits even more drastically.

Apart from the fact that ULSI circuits should have a low value for performance metric (e.g., $AT^2$, $ATP$) the regularity of interconnection in a ULSI array is very desirable from a technological point of view. As pointed out by Sasaki, the performance measure for ULSI technologies should have: function per unit area, throughput (or performance) per function, and the regularity factor of the circuit itself [65]. Systolic arrays are ideally suited for ULSI technologies, so far as the regularity factor is concerned, and in chapters 3 and 4 we show that they also have attractive performance metrics.
We summarize that in modelling VLSI/ULSI circuits, the grid model is applicable, the performance metric $AT$, $AT^2$, $AP^2$ and $AP$ are useful and it is appropriate to use the capacitive model to estimate time.

2.9 SUMMARY

In this chapter we have introduced the subject of modelling for VLSI/ULSI circuits. An extensive review has been performed on models that have previously been proposed to predict area and time performance limits for large systems on silicon. As technology improves, devices scale, and the effect of such scaling on performance metric has also been explored. We have determined that the capacitive model is most appropriate for computing time metric, and that the grid model most suitable for computing area metric. We will use a variety of cost functions, involving both of these metric, in our following comparison studies.
3.1 INTRODUCTION

In a supercomputer there are many processors and many memory modules. During any computation, the processors have to communicate data to other processors and to different memory modules. It is very important that this communication be carried out as fast as possible since this is often the bottleneck in determining the throughput capabilities of a multiprocessor system. Interconnection networks are used to communicate signals from $n$ sources (processors) to $m$ destinations (processors and/or memories). A general model for an interconnection network for communication between processors and memory modules is shown in Figure 3.1. Typically, an interconnection network consists of several stages, where each stage consists of a number of $2 \times 2$ switches.

![Figure 3.1. Concurrent processing systems.](image)

24
When a processor wishes to communicate with another processor or memory, the communication time varies, depending on which processor is the source for this communication and which is the destination processor. In designing an interconnection network, a very important goal is to reduce the worst case communication time for any source/destination pair. In pipelined systems, the pipeline period is often more important than the latency time. In such cases, we typically connect latches to every switch in order to reduce the pipeline period.

Implementing such interconnection networks in VLSI has been a basic problem for some time and has been studied thoroughly by many researchers [19][25][30][42][78][82]. The communication architectures of most popular interconnection networks are referred to as 'high wire organizations' [82], since a significant amount of communication layout area between stages is needed for such networks.

In ULSI, these high wire organizations not only pay penalties in terms of area but also in terms of propagation delay, since long wires, as explained in chapter II, imply significant communication delays. Evolving ULSI technology permits us to design larger routing networks (i.e. a network which can handle more inputs) on a single monolithic piece of silicon. In this chapter we will prove that, based on the capacitive model chosen in chapter II, high wire organizations are no longer likely to be efficient. Further, we will show that a straightforward "cross bar" type routing network, proposed many years earlier, actually has asymptotic performance measures superior to those of routing networks requiring fewer switches.

In this chapter we also analyze the performance of a number of standard routing networks using the capacitive model. Then we present a "systolicized" version of an interconnection network which has been proposed by Kautz in 1968 [28]. We compare the performance metric of this network to those of the standard networks found in recent literature. In
Chapter I, we briefly reviewed the problem of self routing. In this chapter, we look at a simple sorting array which has the same intercell communication architecture as the Kautz array. This array can be readily used for self routing and has better performance, compared to other arrays for perimeter sorting, once we take the inter cell delay into account using the capacitive model.

3.2 ANALYSIS OF SOME INTERCONNECTION NETWORKS

Interconnection networks are classified either by the number of stages (i.e., single stage also called a recirculating network or multistage networks) or by their function (i.e., blocking, rearrangeable or nonblocking networks) [17][26].

In blocking networks, simultaneous connections of more than one path may result in conflicts in the use of network communication links. An example of a blocking network is the perfect shuffle network. A network is rearrangeable if it can perform all possible connections between inputs and outputs by rearranging its existing connections so that a connection path for a new I/O pair can always be established. An example of the rearrangeable network is the Benes network. A network that can handle all possible connections without blocking is called a nonblocking network. The Clos network is a nonblocking network.

A number of well known interconnection networks are shown in Fig 3.2. These interconnection networks have been described in [13][17][21][26][38][52][53][56][57][58][59][70][72][81][85]. Every network that we consider has \( n \) inputs and \( n \) outputs, where \( n=2^k \), for some \( k \). Each node in an interconnection network consists of a 2X2 switch and buffers to store the output of this switch.
This ensures that these networks are fully pipelined so that, with every clock pulse, one set of data may be applied to the input of the interconnection network. After the requisite latency period, determined by the number of stages of cells each input bit has to pass through and the delay per stage, the output corresponding to a given set of inputs is available.

The delay $D$ in a given stage is determined by the delay of the switch and the delay due to communication from the output of that stage to the input of the next stage. We assume that the system clock we use generates clock pulses at a frequency such that the time period is greater than the worst value of $D$. Since the worst value $D_{\text{max}}$ of $D$ is determined by the largest wire length, our pipeline period is taken to be the inverse of $D_{\text{max}}$.

In order to realize any given permutation in a rearrangeable network, the setting of each individual 2X2 switch in the network has to be determined externally. As mentioned earlier, determining the switch settings can be a complex problem in its own right. At this point we assume that a separate piece of hardware or software has correctly set the network switches for the desired permutation. When we speak of the latency period $T$ of the network we assume that the switches are already set correctly and the time for setting the switches are not included in estimating $T$.

Pioneering studies of VLSI circuits and their performance metric took place in late seventies and early eighties. At that point in time, the state of the art in VLSI circuits was such that the synchronous model [8], where the time required for data communication is constant, was quite appropriate. This model is reviewed in Chapter 2 (Section 2.2). We recall that the present state of the art in VLSI/ULSI technology means that much smaller circuit elements are now technologically feasible and that the penalty due to long wires have become more pronounced. This means that the computation of VLSI/ULSI metric should be based on the capacitive model so that the worst case communication delay is
proportional to the maximum length of wire between active areas (Section 2.8). We now look at the ramifications of the capacitive model on the performance metric of several well known interconnection networks, namely Butterfly, Shuffle Exchange, Clos, Benes and Cube Connected Cycles [19][80][82][59][42]. The interesting point about this analysis is that the asymptotic performance metric of well known circuits, in terms of the VLSI/ULSI model we have chosen, have degraded significantly.

Table 3.1: Area and time complexities of interconnection networks.

<table>
<thead>
<tr>
<th>Topology</th>
<th>Space/area Complexity</th>
<th>Time complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Gate model</td>
<td>Synchronous model</td>
</tr>
<tr>
<td>Butterfly</td>
<td>O(n log n)</td>
<td>O(n^2)</td>
</tr>
<tr>
<td>Shuffle exchange</td>
<td>O(n log n)</td>
<td>O(n^2)</td>
</tr>
<tr>
<td>CCC</td>
<td>n</td>
<td>O(n^2/log^2 n)</td>
</tr>
<tr>
<td>Benes network</td>
<td>O(n log n)</td>
<td>O(n^2)</td>
</tr>
<tr>
<td>Clos Network</td>
<td>O(n^1.5)</td>
<td>O(n^2)</td>
</tr>
</tbody>
</table>

In Table 3.1 we present the area and time complexities for the interconnection networks shown in Fig 3.2. In this table we use three of the models mentioned in chapter 2. The first is the gate count model where the number of logic gates and storage devices is taken to be a measure of the area complexity of the circuit. The second model is the synchronous model where the delay in communication is taken to be independent of the wire length. The third model is the capacitive model where the delay in propagation is linearly proportional.
to the length of the wire. The reason for changes in the VLSI area/time complexities when we go from one model to another is that each model makes different cost assumptions.

In the gate model, the area of the active device is the factor which determines cost. On the other hand, in the synchronous model, the actual silicon area to fabricate the circuit determines cost. This area includes both areas for the active devices as well as the areas for the interconnections between active areas. The butterfly network, the shuffle exchange network and the Benes network require $O(n \log n)$ space complexity and $O(\log n)$ time complexity in the gate model. The VLSI implementation considerations change the area complexity of these networks from $O(n \log n)$ to $O(n^2)$ in the synchronous model. The time has not changed since this model ignores the wire delay. As explained in Chapter 2, we are now approaching the situation where this delay cannot be ignored for high wire organizations. The degradation of the time complexity, when this delay is taken into consideration, is very important and has been shown in the last column of Table 3.1.

We will formally prove the correctness of the complexity values in the entries of Table 3.1 using Theorem 3.1.

**Theorem 3.1:**

*If the capacitive model for VLSI is used, the areas (A), times (T), pipelined periods (P) and the performance metric (AT, ATP, AT²) of the networks shown in Fig 3.2 are as shown in Tables 3.1 and 3.2.*

**Proof:**

We will consider only the case of the Butterfly network here since the analyses for other networks are quite similar. We will use design constrains of the type described in [44]. Let us consider the geometrical structure of the butterfly network. We assume that $\lambda$ is the minimum feature size allowed by the technology. We will measure all lengths in terms of
Let us assume that, all processing elements or switches are squares which occupy at least L×L area, i.e., O(L^2), where L is a side of the switch. Each side of the switch has a maximum of ω inputs or outputs (for this network ω is 2). Connections laid out in metalization layers need a minimum line width of iλ (3λ for Mead and Conway design rules in 3μ technology) and a minimum distance between adjacent lines (minimum pitch) of kλ units, where i and k are suitably chosen numbers (k=3μ for Mead and Conway design rules). A data path containing ω parallel communication lines requires a width of (i+k)λω units. Each cell has two inputs and outputs. Therefore, L is at least ω(i + k)λ units and a lower bound on the processor area is ((i+k)λω)^2.

By using Mead and Conway design rules, area-efficient layouts of Butterfly networks for n = 2, 4 and 8 are shown in Figure 3.3. As expected, the area for interconnection between switches increases exponentially as n increases (Figure 3.3 b).

We will use P_{r,s} to denote the qth switch in the rth stage where the first and last switches in any stage are switches 0 and n-1. Let us consider the last stage s of an n input butterfly network, where s = log n (and we assume that n is a power of 2). The output of the switch P_{s-1,j} has to be connected to switches P_{s,j} and P_{s,n/2+j} switch, for all j, 0 ≤ j < n. We will term the connection from P_{s-1,j} to P_{s,j} (P_{s,n/2+j}) as the first(second) connection. Even though, the first connection from switch P_{s-1,j} connects the output of P_{s-1,j} to a cell in the same row, the length of the wire is determined by the other wires. The second connection passes through n/2 switches in vertical direction and in horizontal direction it has to pass through n-1 other wires. Therefore, the minimum length of this wire (in using λ as the unit) is

1/2 (L+k)n + (i+ k)ω (n-1)

The length of the array is (L+k)n and the width is (i+k)ω (n-1). Thus the interconnection area of this stage is
(L + k) n * (i + k)ω (n - 1) = O(n^2).

We are not considering the area of the cell since this will add a linear term to the total area of this stage. The total wire area of the network is:

\[
\sum_{i=1}^{(n)} O(n^2)
\]

Therefore the area is O(n^2). The longest wire length is

\[
(n/2) (L + k) + (i + k)ω (n - 1) = O(n).
\]

The pipeline period is determined by the maximum delay requires for the longest time of the network. Thus the pipeline period is O(n).

---

Figure 3.3 a. The layout for a mesh interconnection, in which the width between two switches has a fixed distance, each bus consists of \(\omega\) wires of width \((i+k)\lambda\).
3.3 A SYSTOLIC ARRAY FOR ROUTING

A cellular interconnection array was suggested by Kautz et al. [28]. In this part of the chapter, we study a very similar array which is obtained by a minor modification of the Kautz array. The "systolicized" modification of Kautz's interconnection array that we study is shown in Fig 3.4 where each 2X2 switch in a cell has been augmented by two buffers to store the two outputs of the switch. This ensures that the array is completely pipelined for maximum throughput. The setting of the switch in a cell determines whether the cell is in a 'crossing' or in a 'bending' mode. These two modes of a cell are depicted in Fig 3.4. Each shaded oval box in the diagram represents a single delay element. These
delay elements ensure the integrity of the wave-front at any instance of time. Kautz has suggested other realizations of interconnection arrays but we have omitted those designs since they all have identical asymptotic values of area time metric. In our discussions, we will refer to this array as the K-array. In order to realize any given permutation, the setting of each individual 2X2 switch has to be determined externally, as we did in the case of the high wire interconnection networks.

We now determine the asymptotic bounds for the area, latency time and pipeline period of this array in order to compare different performance metric of the K-array with those of interconnection networks, with high wire organization, that were discussed in Theorem 3.1.

**Theorem 3.2:**

The K-array with 'n' inputs requires

i. Area (A) of the network is \( O(n^2) \)

ii. Time (T) required for routing is \( O(n) \)

iii. The pipelined period (P) of this network is \( O(1) \).

**Proof:**

The array contains \( (n^2 - n)/2 \) cells and the area per cell is constant. Each cell is connected to neighboring cells alone, therefore the area for interconnections per cell is constant. The area of the array is \( (n^2 - n) A_{cell}/2 \) where \( A_{cell} \) is the area of a single cell along with the area for its interconnections to neighboring cells. Each cell has a switch which can be set into a crossing or bending operation in a constant time \( O(1) \). The array requires \( n \) clock cycles to produce the output corresponding to a given set of inputs. Each cell is connected only to four of its nearest neighbors and hence uses a constant wire length for communication. Thus the pipeline period is \( O(1) \).
Figure 3.4. Triangular array for permutation (0 1 2 3 4 5 6 7).

Table 3.2 (see the end of this chapter) shows the performance metric $AT$, $AT^2$, $AP$ and $APT$ of the butterfly network, the shuffle exchange network, the cube connected cycle, the Benes network and the Clos network together with the performance of the K-array. It is interesting to note that the cube connected cycle (CCC) is a very efficient structure when we use the metric of $AT$. The CCC, in a sense, tries to compromise between a locally connected structure and a high wire organization. As a result, the VLSI area for the CCC is very low. As pointed out in [35], the evaluation of a systolic array is quite dependent on what the user wants.
It is important to note that the k-array outperforms the others in the metric $A_P$ and $A_{PT}$. The Clos network also provides low values in the metrics $AT, AT^2$, but higher values in the $A_P$ and $A_{PT}$ metrics.

### 3.4 SORTING NETWORKS FOR SELF ROUTING

A major problem in using a nonblocking interconnection network is to determine the switch settings for arbitrary permutations. It has been shown [50] that this is non trivial and takes significant time if we use a single processor. It is also shown that an SIMD machine may be used to determine the switch settings. In a mesh connected machine with $\sqrt{N} \times \sqrt{N}$ processors, it is possible to determine the switch settings in time $O(\sqrt{N})$. To avoid the additional overhead associated with this computation, "self routing" MINs have been suggested [50]. It is important to note that self setting MINs suggested in the literature only allow specific, rather than general, routing.

As mentioned above, we will discuss a straightforward method for implementing nonblocking interconnection networks using sorting networks. This approach allows us to realize a self routing interconnection network where the comparators in the sorting array determine the switch settings in individual cells of the routing array itself.

In this approach, we attach destination tags to each signal that we wish to communicate. An example is shown in Fig 3.5. To obtain the permutation $\begin{pmatrix} 0 & 1 & 2 & 3 \\ 3 & 2 & 0 & 1 \end{pmatrix}$, input0 has to be $3x0$ where $x0$ is the bit to be communicated to output3 and so on. As shown in Fig 3.5, the sorting network generates outputs so that $x2$ is obtained from output0, $x3$ is obtained from output1 etc.
A number of schemes for sorting have been proposed for implementation in VLSI technologies [14][69][78][82]. Each cell in these sorting arrays has a comparator and a switch. Thus each cell in any of these schemes is identical to the cell used in Fig 3.4 except that there is a comparator in each cell that compares the two inputs to the cell. If we use the convention followed in Figure 3.4 and, for a given cell at a particular instance of time, the input to the cell from the left is less than (greater than or equal to) the input from the top, the switch in the cell is set in the bending (crossing) mode.

The architecture we investigate is adopted from [69] and is shown in Fig 3.6. We will term this the S-array. Each cell in the array receives two inputs - one vertical (or from the top) and one horizontal (i.e., from the left). Each cell compares the horizontal and the vertical inputs and routes the larger (smaller) input to a latch associated with the vertical (horizontal) output. It is important to note the similarity of this array to that described in 3.3.

**Theorem 3.3:**

*In an S-array for sorting n elements,*

1. **Area (A) of the network is** $O(n^2 \log n)$
2. **Time (T) required for computation is** $O(n \log n)$
3. **The pipelined period (P) of this network is** $O(\log n)$
Proof:

The array contains \((n^2 - n)/2\) cells (same as the K-array). Each cell has to compare two numbers each containing \(\log n\) bits. Thus the size of each cell is \(O(\log n)\) bits. The array requires \(n\) clock cycles (same as the K-array). Each clock should be long enough to compare 2 numbers each containing \(\log n\) bits. Thus the pipelined period is \(O(\log n)\).

As discussed by Nassimi [50], the computational complexity in setting the switches in a multistage interconnection network is very high. To our knowledge, there is no analysis of the VLSI area required to communicate the switch settings to individual switches. Intuitively, this area is likely to be considerable. Our solution, using a sorting network to determine the switch settings, completely avoids this problem. It is interesting to note that the S-array, for the metric \(AP\) and \(ATP\), outperforms standard arrays. For the metric \(AT\) and \(AT^2\), the S-array has complexity measures comparable to those of the \(\Omega\) network, the butterfly network and the Benes network. The S-array is superior, so far as the asymptotic bounds are concerned, to existing sorting networks (e.g., the bitonic sorting network) [5][31]. The self routing property of the S-array, therefore, is not "costly" in terms of performance metric. A comparison between Batcher's sorting network with a S-array is shown in Table 3.3.

It is important to remember, however, that each cell in the S-array contains a comparator which compares \((\log N)\) bit numbers. Therefore, the cells are larger than those used in networks where no facility for self routing exists. This means that the superior performance of the S-array will be evident only for larger values of \(N\) compared to the value of \(N\) for which the K-array becomes superior to structures involving high wire organizations.
Fig. 3.6. Triangular array for sorting. Shaded areas represent delay elements.
### Table 3.2a: Area & Time Complexities of interconnection networks.

<table>
<thead>
<tr>
<th>Topology</th>
<th>Space/area Complexity</th>
<th>Time complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LSI</td>
<td>VLSI</td>
</tr>
<tr>
<td>Butterfly</td>
<td>O(n log n)</td>
<td>O(n^2)</td>
</tr>
<tr>
<td>Shuffle exchange</td>
<td>O(n log n)</td>
<td>O(n^2)</td>
</tr>
<tr>
<td>CCC</td>
<td>O(n)</td>
<td>O\left(\frac{n^2}{\log^2 n}\right)</td>
</tr>
<tr>
<td>Benes network</td>
<td>O(n log n)</td>
<td>O(n^2)</td>
</tr>
<tr>
<td>Clos Network</td>
<td>O(n^{1.5})</td>
<td>O(n^2)</td>
</tr>
<tr>
<td>Systolic k-array</td>
<td>O(n^2)</td>
<td>O(n^2)</td>
</tr>
</tbody>
</table>

### Table 3.2b: Performance measures of interconnection networks.

<table>
<thead>
<tr>
<th>Topology</th>
<th>Area A</th>
<th>Time T</th>
<th>Pipeline Period P</th>
<th>AT</th>
<th>AT^2</th>
<th>AP</th>
<th>ATP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Butterfly</td>
<td>O(n^2)</td>
<td>O(nlogn)</td>
<td>O(n)</td>
<td>O(n^3logn)</td>
<td>O(n^4log^2n)</td>
<td>O(n^3)</td>
<td>O(n^4logn)</td>
</tr>
<tr>
<td>Shuffle exchange</td>
<td>O(n^2)</td>
<td>O(nlogn)</td>
<td>O(n)</td>
<td>O(n^3logn)</td>
<td>O(n^4log^2n)</td>
<td>O(n^3)</td>
<td>O(n^4logn)</td>
</tr>
<tr>
<td>CCC</td>
<td>O\left(\frac{n^2}{\log^2 n}\right)</td>
<td>O(nlogn)</td>
<td>O(n)</td>
<td>O\left(\frac{n^3}{\log n}\right)</td>
<td>O(n^4)</td>
<td>O\left(\frac{n^3}{\log^2 n}\right)</td>
<td>O\left(\frac{n^4}{\log n}\right)</td>
</tr>
<tr>
<td>Benes network</td>
<td>O(n^2)</td>
<td>O(nlogn)</td>
<td>O(n)</td>
<td>O(n^3logn)</td>
<td>O(n^4log^2n)</td>
<td>O(n^3)</td>
<td>O(n^4logn)</td>
</tr>
<tr>
<td>Clos Network</td>
<td>O(n^2)</td>
<td>O(n)</td>
<td>O(n)</td>
<td>O(n^3logn)</td>
<td>O(n^4log^2n)</td>
<td>O(n^3)</td>
<td>O(n^4logn)</td>
</tr>
<tr>
<td>Systolic k-array</td>
<td>O(n^2)</td>
<td>O(n)</td>
<td>O(1)</td>
<td>O(n^3)</td>
<td>O(n^4)</td>
<td>O(n^2)</td>
<td>O(n^3)</td>
</tr>
</tbody>
</table>
Table 3.3: Performance measures of sorting networks.

<table>
<thead>
<tr>
<th>Topology</th>
<th>Area $A$</th>
<th>Time $T$</th>
<th>Pipeline Period $P$</th>
<th>$AT$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Batcher sorting network</td>
<td>$O(n^2 \log n)$</td>
<td>$O(n \log^2 n)$</td>
<td>$O(n \log n)$</td>
<td>$O(n^3 \log^3 n)$</td>
</tr>
<tr>
<td>Systolic S-array</td>
<td>$O(n^2 \log^2 n)$</td>
<td>$O(n \log n)$</td>
<td>$O(\log n)$</td>
<td>$O(n^3 \log^2 n)$</td>
</tr>
<tr>
<td>Topology</td>
<td>$AT^2$</td>
<td>$AP$</td>
<td>$ATP$</td>
<td></td>
</tr>
<tr>
<td>Batcher sorting network</td>
<td>$O(n^4 \log^2 n)$</td>
<td>$O(n^3 \log^2 n)$</td>
<td>$O(n^4 \log^4 n)$</td>
<td></td>
</tr>
<tr>
<td>Systolic S-array</td>
<td>$O(n^4 \log^3 n)$</td>
<td>$O(n^2 \log^2 n)$</td>
<td>$O(n^3 \log^3 n)$</td>
<td></td>
</tr>
</tbody>
</table>

3.5 SUMMARY

In this chapter we have analyzed a variety of interconnection networks and sorting networks with the goal of providing a comprehensive comparison study for implementation in the ULSI medium.

A table has been generated that compares several 'area efficient' routing networks with area and time complexities using the three models: gate model, synchronous model, capacitive model. A systolic routing array, modified from an existing array, has been introduced. We have shown that this array outperforms the comparison arrays in metric $AP$ and $APT$.

We have also introduced a simple technique to solve the major problem of determining switch settings for nonblocking interconnection networks. This approach has allowed us to realize a self routing interconnection network, rather than the more usual globally controlled network. This S-array is shown to outperform existing sorting networks in a detailed comparison study.
CHAPTER

4

SYSTOLIC ARCHITECTURES
WITH CELLS OF
CONTROLLABLE
COMPLEXITY

4.1 INTRODUCTION

We have discussed, in Chapters 2 and 3, why, in ULSI technologies, short and regular interconnections in systolic architectures realize an area efficient layout with little communication overhead. One problem with the type of architectures we have examined in chapter 3 is that the number of cells in such networks are relatively large. In fact, this is the reason why high wire organizations, where the number of processors is attractively low, were proposed in the first place. However, as we also saw in chapter 3, the overhead due to complex interconnections renders the high wire organizations inefficient as the number of inputs to the network increases. In a sense, there is a trade-off between complex interconnection, $O(n \log n)$ cells in high wire organizations and local interconnections $O(n^2)$ cells in systolic arrays. In this chapter we introduce a novel communication architecture which possesses advantages of the both design families; we refer to this as the *locally long but globally short (LLGS) connection methodology*. We show, in this chapter, that systolic arrays based on local intercell communication may be designed where the cells use complex intracell communication. It is important to note, in this approach, that the number of inputs to a cell in the array, and hence the overhead due to communication within the cell, will depend on the technology we are using and the speed requirements of
the user. As the technology evolves, our recommendations for optimum cell size will also change. Our approach is to design a large (coarse grained) cell using a high wire organization within the cell instead of using a small (fine grain) cell as the basic building block.

In order to provide an example base to appropriately introduce and explore the concept, we use perimeter sorting as the application area. We first explore the concept of LLGS connection methodologies using the data communication architecture of the K-array and the S-array from chapter 3. This sorting network may be based on bitonic sorting or on odd-even merge [5][31] and, to our knowledge, represents a novel approach to designing sorting networks. Then we look at another systolic array for perimeter sorting. This is a new structure which has the same asymptotic performance metric as the S-array but it is attractive because it requires fewer comparators. We show that this new array may also utilize the LLGS concept. We also show that the approach of using complex intracell communication is useful in a number of other applications where high wire organizations are often used. This includes an array for routing and an array for computing the FFT. An important point about all these applications is the fact that they are widely used and require many inputs. Therefore our observations regarding the overhead due to high wire organization are particularly applicable for all these arrays.

4.2 THE LLGS PHILOSOPHY

To explain this concept, let us consider an application of sorting using N data elements. One way to design a systolic array for sorting is to use elementary 2 input cells as building blocks. The sorting network (S-array) of chapter 3 is an example of such a network. Let us consider a new systolic array which uses complex cells with r inputs in each cell. A
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

cell, in this systolic array, is an array of subcells and uses a high wire organization for communication between subcells. We are claiming that, in some important application areas, the performance of the systolic array will improve by a factor $f(r)$ where $f$ is a function determined by the nature of the application we are considering. Of course, so far as the asymptotic array bounds are concerned, the performance does not improve since $f(r)$ is a constant for a given complex cell; however, in terms of VLSI area and time this improvement is likely to be significant. Another way to look at this concept is to say that we consider data communication in two levels - inter cell communication and intra cell communication. If the communication graph corresponding to a systolic array has a width of $\omega$, our approach uses complex cells such that the intercell communication graph has a width of $\frac{\omega}{f(r)}$.

When designing a systolic array, it is likely that a fastest clock speed can be achieved with a small cell. In a network for sorting, the smallest cell will correspond to a cell with a comparator and a $2 \times 2$ switch (as used in the S-network in chapter 3). When implementing a digital system, the clock rate is determined by many factors, not just the throughput rate of one subsystem (the network for sorting in this example). Therefore, it does not make sense to design a circuit which operates at a clock rate considerably faster than what the user requires ($\Delta$). What the user requires is an array with the smallest VLSI layout area which will work at the specified speed. We therefore propose to look at systolic arrays where each cell is fairly complex and is composed of a large number of less complex subcells. The communication between subcells may use a high wire organization provided that the total delay within the cell is acceptable.

At this point we give, as an example, the array for merge sorting that we will examine later in detail. Fig 4.1 gives the block diagram of an array to sort $N$ numbers. For simplicity, we are now describing the array simply as a combinational circuit. Later we will introduce
data latches and design a fully pipelined systolic array. Each cell in the array has \( r \) horizontal inputs and \( r \) vertical inputs. The \( r \) horizontal (vertical) inputs to a cell are sorted.

**INPUT TO SORTING ARRAY**

![Diagram of a sorting array](image)

Figure 4.1 Array for merge sorting using cells of controllable complexity

Each thick arrow in Fig 4.1 represents a bus carrying \( r \) numbers. Each cell sorts the \( 2r \) inputs it receives and, using merge sort, generates a sorted output consisting of \( 2r \) numbers. As mentioned before, we use a high wire organization within the cell. The value of \( r \) may change from application to application. In this architecture, one extreme is to have \( r = 1 \). This gives us the S-array presented in Chapter 3. The other extreme is to use \( r = N/2 \) so that we need only one cell to sort \( N \) numbers. The latter choice gives us a conventional high wire organization for merge-sorting [31]. The first alternative requires \( O(N^2) \) comparators with a fixed overhead for interconnections for each comparator. The second
alternative requires $O(N \log N)$ comparators but the overhead for interconnection increases exponentially with successive stages. The first alternative needs more comparators (active area) but the second requires more area for interconnection. The higher the value of $r$ (in other words, the bigger the size of the cell), the greater the interconnection overhead per cell; however, for a given value of $N$, the area occupied by the comparators is smaller. This architecture provides flexibility by allowing a compromise in determining the size of a cell by balancing the overhead for interconnection area against the overhead for active area.

To realize the highest throughput in such an array, we have to pipeline the array. The scheme for pipelining is very simple: we include a latch with every comparator. The pipeline period is determined by the length of the longest wire, and we will see that this length is $O(r)$.

We are now ready to discuss an important question about the cell - how large a cell should we use? The propagation delay as well as the overhead due to interconnection area is least between rows 1 and 2 and increases by a factor of 2 with every successive stage. The total cell delay $\tau \geq \left( t_1 + t_2 + \ldots + t_i \ldots + t_{\log(r)} \right)$, where $t_i$ represents delay of the $i^{th}$ stage. Each stage delay includes both device and wire delays $t_i = t_d + t_w$, where $t_i$ can be controlled using a minimum time of $t_w$. Therefore, if we have fairly stringent requirements for pipeline period ($P$), optimal ($\tau$) or $\Delta \geq P$, we will have to settle for an optimal ($r$), since $r$ is proportional to ($\tau$) as well as $O(r^2)$. Alternatively, if the pipeline period is not critical, since $P$ depends on $t_d$ and $t_w$, the size of a cell should be such that any larger cell would have an unacceptable overhead due to interconnection area.

To summarize, for an user with stringent pipeline period requirements, the idea of locally long and globally short communication is as follows:

- Determine the worst pipeline period that is acceptable to the user ($P \leq \Delta$)
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

- *Design cells based on a high wire organization scheme such that the intracell delay is within the acceptable bounds (P ≥ τ)*

- *Design systolic arrays using this cell as a building block.*

We term this class of architecture *systolic arrays with cells of controllable complexity.* The size of the cell, in terms of the number of inputs (r), and hence the parameters of A, T, P of the high wire organization, is controlled by user requirements (Δ), and it is allowed to change from one application to another. By choosing an appropriate value of the number of inputs, r, the area and time metric of such a cell are controllable.

4.3 A SYSTOLIC ARRAY FOR SORTING

We now discuss, in detail, the design of a systolic array for sorting using the concept of locally long connections. We will use the operator || to denote the concatenation operation. Thus X || Y stands for the list obtained by appending list Y to list X. As we mentioned in section 4.2, we have a two dimensional array of complex cells arranged in the form of a triangle (Fig 4.2). Each cell in the triangular array is represented by a square and has 2 sets of inputs - inputs from the left consisting of an ordered list of r numbers and inputs from the top, again consisting of an ordered list of r numbers. In general, the array has N inputs where N = r(m+1) and the number of cells on the base of the triangle is m. Fig 4.2 shows the situation where m = 5.

In Fig. 4.2, S₀, S₁, ..., S₅ represent unordered lists of r inputs. S₀ || S₁ || ...|| S₅ is the input to the array at time t₀. Following Thompson [79], we use an arrow to denote whether the data is sorted in ascending or descending sequence. In other words, the data towards
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

the tail of an arrow is, by our convention, smaller than the data towards the head of the arrow.

This array requires cells at the periphery of the triangular array of complex cells for some preprocessing as well as to ensure the integrity of the wave front. Preprocessing cells, represented by shaded ovals, are used for sorting so that each preprocessing cell receives a list of \( r \) inputs, sorts the list of inputs and generates this sorted list as its output in the next clock pulse.

Figure 4.2  Triangular systolic parallel sorting network with multiple operands.
It is convenient to assign numbers 0, 1, ..., m to the preprocessing cells starting from left and moving to right. We use $S_i$ to refer to the $i$th preprocessing cell. Following the style we used when discussing the array in Fig 4.1, we initially assume, for simplicity, that sorting in either the preprocessing cells or the complex cells in the triangular array itself is complete within one clock period. In other words, there is no storage device between stages of subcells but there is a set of 2r latches after the last stage of subcells within a complex cell. As mentioned in 4.2, the throughput may be further increased by pipelining the subcells within the complex cell by putting latches between subcells. However, we will not explore this option because the improvements are marginal. We represent a delay element by an oval.

![Diagram of a comparator cell](image)

**Figure 4.3** A comparator cell. Each thick line represents an ordered list of $r$ numbers.

A delay element has $r$ inputs and $r$ outputs and generates, as output at time $t_{k+1}$, the input it received at time $t_k$. We use the term $cell_{i,j}$ to refer to the complex cell in row $i$ and column $j$. At time $t_k$, $cell_{i,j}$ receives, as its inputs, two ordered lists $X_{1_{i,j,k}} = [x_{10_{i,j,k}}, x_{11_{i,j,k}}, ...]$. 
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

$x_i^r-1_{i,j,k}$ and $X_{i,j,k} = [x_0^{i,j,k}, x_2^{i,j,k}, ..., x_2^r-1_{i,j,k}]$ as shown in Fig. 4.1. The complex cell produces, as its output during the next clock pulse, two sorted sets $Y_{1_{i,j,k+1}}$ and $Y_{2_{i,j,k+1}}$, containing $r$ elements each where

$$Y_{1_{i,j,k+1}} = [y_0^{1,i,j,k+1}, y_1^{1,i,j,k+1}, ..., y_1^{r-1,i,j,k+1}]$$

and

$$Y_{2_{i,j,k+1}} = [y_0^{2,i,j,k+1}, y_2^{1,i,j,k+1}, ..., y_2^{r-1,i,j,k+1}]$$

and $y_1^{r-1,i,j,k+1} \leq y_2^{0,i,j,k+1}$.

![Diagram](image)

Figure 4.4 An example of merge-sorting in triangular arrays

The input $X_{1_{i,j,k}}$ is ordered in ascending sequence while $X_{2_{i,j,k}}$ is sorted in descending sequence. The output lines are in ascending sequence as we consider the output lines from
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

top to bottom and after we reach the lowest output, from right to left. Thus output $Y_{1_{i,j,k+1}}$ (or $Y_{2_{i,j,k+1}}$) contains the $r$ smallest (largest) numbers in $X_{1_{i,j,k}} \parallel X_{2_{i,j,k}}$. In other words, cell $i,j$ sorts, using merging, the inputs it receives and generates, as its output, the first $r$ of the resulting ordered list of numbers as the horizontal output and the remaining list of numbers as the vertical output.

An example of the use of such a systolic array is shown in Fig 4.4. In this figure, each complex cell accepts 4 horizontal inputs and 4 vertical inputs. For simplicity, all delay cells and latches have been removed from the network. The preprocessing of the inputs has been carried out before the top row of the array so that ordered lists of 4 inputs are fed to the array. We note that the first list is ordered in ascending sequence while all other lists are ordered in descending sequence. It will be clear, later on, why this makes it easy for us to carry out merging.

It is important to note that successive columns of complex cells generate ordered lists. For instance, the list of horizontal outputs of cells in column 3, if we scan the outputs from top to bottom, is the ordered list $L = [0,1,2,3,4,5,6,7,8,9,10,11]$. It is useful to note that if we include, at the end of $L$, the list of vertical outputs generated by the last cell in this column, scanning the outputs of this cell from right to left, we get an ordered list of all inputs fed to the top cells in columns 1 to 3.

Definition 4.1:

Consider an unordered list $L = [a_0, a_1, \ldots, a_{m-1}]$ of elements. Let the successive elements of this list, after we arrange the elements in order of ascending (descending) sequence, be the ordered list $[b_0, b_1, \ldots, b_{m-1}]$. The ordered list $[b_{i}, b_{i+1}, \ldots, b_{i+m-1}]$ will be termed the $i$th sorted sublist of the list $L$. 

51
Theorem 4.1:

The array shown in Fig 4.2 generates an output in the form of an ordered list after a latency period of $2m$ clock cycles.

Proof:

We first divide our inputs into lists of $r$ elements each. We will use $S_i$, to refer to the $i$th list of $r$ elements, $0 \leq i \leq m$. We choose our time frame so that the wave front we are considering appears as input to the array at time $t_0$. A total of $r(m+1)$ data elements, representing the wave front at time $t_0$, are input to the array at time $t_0$. We note that elements in $S_j$ are delayed by $(j-1)$ delay elements so that elements in $S_j$ are input to preprocessing cell $S_j$, $1 \leq j \leq m$ at time $t_j$. At time $t_0$, the first $2r$ elements appear as input to preprocessing cells $S_0$ and $S_1$. It can be verified immediately that $cell_{ij}$ of the triangular array receives its input, corresponding to the wave front we are considering, at time $t_{i+j-1}$.

We now prove the theorem by induction. We claim that, at time $t_{i+j}$, $cell_{ij}$ generates, as its horizontal output, the $i$th sorted sublist of $S_0 \parallel S_1 \parallel \ldots \parallel S_j$, for all $i, j$, $1 \leq i, j \leq m$. Clearly, this is true for $i=1$ and $j=1$. Let this be true for all $i, j$, $1 \leq i, j < k$. Then, at time $t_k$, the left input $X_1, k, k$ to $cell_{1,k}$ is the first sorted sublist of $S_0 \parallel S_1 \parallel \ldots \parallel S_{k-1}$. The vertical input to this cell at time $t_k$ is the ordered list corresponding to $S_k$. The horizontal output $Y_1, k, k+1$ is the first $k$ elements of the list $S_k \parallel X_1, k, k$. Clearly, $Y_1, k, k+1$ is the first sorted sublist of $S_0 \parallel S_1 \parallel \ldots \parallel S_{k-1} \parallel S_k$. Thus our assertion is true for $cell_{1,k}$ as well. Now we use induction on $j$ and prove, in a way similar to that for $j = 1$, that for all $j$, $1 \leq j \leq k$, $cell_{j,k}$ generates, as its horizontal output, the $j$th sorted sublist of $S_0 \parallel S_1 \parallel \ldots \parallel S_{k-1} \parallel S_k$.  

□
4.4 DESIGN OF MERGING CELLS

The next question that we consider is the design of the complex cells which will merge two sets of sorted inputs. If we follow the philosophy outlined in Chapter II, we would use a mesh type structure and obtain asymptotic performance metric for cells with \( O(r) \) inputs. This would give us \( O(r^2) \) area and \( O(r) \) latency period per cell. As indicated earlier in this chapter, we will explore the idea of a high wire organization within the cell. There are a number of sorting networks, with a high wire area, described by Knuth [31] and to illustrate our approach, we choose Batcher's bitonic sorting network and odd-even merge sorting network.

Definition 4.2:

A list \( L \) of numbers is monotonic ascending (descending) if successive elements in the lists have ascending (descending) values. A list \( L \) is bitonic if there exists lists \( L_1 \) and \( L_2 \) where \( L = L_1 \| L_2 \) and \( L_1 \) is monotonic ascending (descending) while \( L_2 \) is monotonic descending (ascending).

Example:

\( L_1 = [2,4,5,5,6,8,9] \) is a monotonic ascending list while \( L_2 = [17,13,11,9,4,1] \) is a monotonic descending list.

List \( L_3 = [17,13,11,9,4,1,2,4,5,5,6,8,9] \) and \( L_4 = [2,4,5,5,6,8,9,17,13,11,9,4,1] \) are examples of bitonic lists.
4.4.1 A CELL FOR BITONIC MERGING

We now briefly review the algorithm used in Batcher's bitonic sorting network [5]. This algorithm will be used to design cell$_{ij}$ for any $ij$. To simplify our notation we are dropping the subscripts $i$ and $j$. We are therefore talking about two inputs $X_{1k}$ and $X_{2k}$ where $X_{1k}$ ($X_{2k}$) is the horizontal (vertical) input to cell$_{ij}$ at time $t_k$.

![Diagram showing the recursive definition of the Bitonic sorting algorithm]

Fig 4.5 Recursive definition of the Bitonic sorting algorithm

We take a simplified situation where we have two ordered lists $X_{1k}$ and $X_{2k}$ each with $r$ elements. $X_{1k}$ is sorted in ascending sequence while $X_{2k}$ is sorted in descending sequence. Obviously the list obtained by appending $X_{1k}$ after $X_{2k}$ is bitonic.
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

Let:

\[ X_{1_k} = [x_1^{0_k}, x_1^{1_k}, \ldots, x_1^{r-1_k}] \]

and

\[ X_{2_k} = [x_2^{0_k}, x_2^{1_k}, \ldots, x_2^{r-1_k}] \].

Batcher [5] shows that if we form two lists, \( L_1 \) and \( L_2 \), of \( n \) numbers, where \( L_1 = [\min(x_1^{0_k}, x_2^{0_k}), \min(x_1^{1_k}, x_2^{1_k}), \ldots, \min(x_1^{r-1_k}, x_2^{r-1_k})] \) and \( L_2 = [\max(x_1^{0_k}, x_2^{0_k}), \max(x_1^{1_k}, x_2^{1_k}), \ldots, \max(x_1^{r-1_k}, x_2^{r-1_k})] \), then both lists \( L_1 \) and \( L_2 \) are bitonic and no element of \( L_1 \) is larger than any element of \( L_2 \). This immediately suggests that we may recursively define a bitonic merge network as shown in Fig 4.5.

A network to merge two ordered lists \( X_{1_k} \) and \( X_{2_k} \) to give an ordered list as the output is shown in Fig 4.6. Here \( r = 4 \). This network may also be readily implemented using a shuffle exchange network in \( O(\log^2 r) \) steps using recirculation. We omit the details of implementation of individual shuffle exchange networks since this topic has been thoroughly investigated [25][30][42][82]. The only problem that we need to consider when implementing this method using VLSI fabrication is to ensure that the data applied to the input of the merging circuit is bitonic. It may be noted that the horizontal output (going from top to bottom) is in ascending sequence while the vertical output (going from right to left) is in descending sequence.

If we append an ascending sequence after a descending sequence, we obviously get the desired bitonic sequence. Therefore, when applying the data to the bitonic merging network we simply append the horizontal output after the vertical output (Fig 4.7).
Figure 4.6 Bitonic merge sorting for r=4.
4.4.2 A CELL FOR ODD-EVEN MERGE SORTING

A network to merge two ordered lists \(X_{1k}\) and \(X_{2k}\) to give an ordered list as the output is shown in Fig 4.8. The algorithm used in this approach is called odd-even merging.

For simplicity, in our description, we assume that both \(X_{1k}\) and \(X_{2k}\) have \(r\) elements each so that the sorted output has \(2r\) elements.
The network is defined recursively in terms of two smaller odd-even merging networks \(\text{OM}_1\) and \(\text{EM}_1\) where the network \(\text{OM}_1\) (\(\text{EM}_1\)) merges two lists each with \(r/2\) elements. As shown in Fig 4.8, the algorithm works by dividing the inputs \(X_1, X_2\) into two ordered lists \(\text{EA}\) and \(\text{OA}(\text{EB}\) and \(\text{OB})\) of equal size, so that the successive odd elements of \(\text{A(B)}\) are successive elements of \(\text{OA(OB)}\). Similarly, successive even elements of \(\text{A(B)}\) are successive elements of \(\text{EA(EB)}\). Clearly both \(\text{EA}\) and \(\text{EB}\) (\(\text{OA}\) and \(\text{OB}\)) are ordered. The
network OM\(_1\)(EM\(_1\)) merges OA and OB(EA and EB) to produce two ordered lists D and E each with \(r\) elements. Let D(E) be the ordered list \([d_0, d_1, ..., d_{r-1}]\) ([e\(_0\), e\(_1\), ..., e\(_{r-1}\)]) produced by OM\(_1\)(EM\(_1\)). It has been shown [5] that the relationship between the elements of D, E, \(Y_{1_k}\) and \(Y_{2_k}\) is as follows:

- \(y_{1k+1}^0 = d_0\)
- \(y_{2i+1}^{2i+1} = \text{minimum of } (d_{i+1}, e_i), \text{ for all } i, 0 \leq i < r/2\)
- \(y_{2i+1}^{2i} = \text{maximum of } (d_i, e_{i-1}), \text{ for all } i, 1 \leq i \leq r/2\)
- \(y_{2i}^{2i+1} = \text{maximum of } (d_{i+r/2+1}, e_{i+r/2}), \text{ for all } i, 0 \leq i < r/2\)
- \(y_{2i-1}^{2i-1} = \text{minimum of } (d_{i+r/2+1}, e_{i+r/2}), \text{ for all } i, 1 \leq i \leq r/2\)
- \(y_{2r-1}^{2r-1} = e_{2r}\)

It may be readily verified that the network shown in Fig 4.8 produces \(Y_{1_k}\) and \(Y_{2_k}\) from D and E as defined above. A cell for odd-even merging using two lists with 4 inputs each is shown in Fig 4.9.

### 4.5 PIPELINING WITHIN THE CELL

The cell for bitonic merging that we discussed in 4.4.2 has 2\(\log r\) stages. We have tacitly assumed, so far, that each subcell consists of just a 2×2 switch and a comparator; however, these subcells do not include any latches for pipelining. This assumes that the clock period is long enough to ensure that a cell with 2 ordered lists of \(r\) elements as its input can always generate a ordered list of 2\(r\) elements as its output within a clock cycle.
We can always decrease the pipeline period by putting a pair of latches within each subcell. The discussions for routing networks presented in Chapter III (Section 3.4) are equally applicable and, for maximum throughput, the pipeline period must be longer than $D_{\text{max}}$ where $D_{\text{max}}$ is the maximum delay of propagation from one subcell to the next. As we have seen from the analysis above, this $D_{\text{max}}$ is linearly proportional to $r$.

4.6. ANALYSIS OF SYSTOLIC ARRAYS FOR SORTING USING COMPLEX CELLS

The area for a single shuffle exchange network of $r$ inputs is $O(A_{sw} r^2 / \log^2 r)$ where $A_{sw}$ is the size of a single switch. We need $O(\log r)$ stages in any complex cell for the merging network. Therefore we need an area $A$ for a complex cell where $A = O(A_{sw} r^2 / \log r)$. 

60
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

The area $A_{sw}$ is $O(\log N_{\text{max}})$ where $N_{\text{max}}$ is the biggest number that we wish to process. In this computation, it is reasonable to assume that the value of $r$ and $N_{\text{max}}$ are fixed. Therefore, in this case, the area $A$ of a complex cell is $O(1)$. To implement an array with $N$ inputs, we need an array with $m = \left(\frac{N}{r}-1\right)$ cells at the base of the triangular array of Fig 4.2. Such a systolic array has $(m^2+m)/2$ cells; the area of the systolic array is, therefore, $O(N^2)$. We have seen, in Chapter 3, that the worst delay per stage is determined by the longest wire for communication (in other words the pipeline period is $O(r)$, where $r$ is determined by user requirements and also by the fabrication technology). Since the pipeline period is determined by user requirements, it means that $r$, as mentioned above, is a constant. The pipeline period is $O(1)$. Thus the asymptotic area time metric of this array are identical to the S-array.

The above analysis, in a certain sense, is rather disappointing; we might as well use the S-array so far as the asymptotic bounds are concerned. However, we are ignoring the fact that a complex cell is smaller than an equivalent array of simple cells since, in reality, the actual area occupied by wires is smaller than the area occupied by the active area even though the asymptotic bounds are identical. We therefore use a different technique to look at the performances of the triangular array for merge sorting network with cells of varying complexities. A traditional metric for complexity of the sorting network is the delay or latency measured by the number of levels of switches and the number of comparators used [49]. Table 4.1 shows the total number of comparators and the latency periods required for different sizes of networks using complex cells based on odd even merging. We have assumed that there are latches between stages of subcells within a cell. It is interesting to note that the latency period of the network using four inputs cells is the same as that of a network using two input cells, since a parallel merger for four inputs requires two parallel steps. Thus a systolic array using 4 input cells is no faster than a systolic array using 2-input cells (just a comparator and latches). A complex cell to merge 2 pairs of numbers has
3 comparators. A complex cell to merge 2 sorted lists of 4(8) inputs requires 9(25) comparators. For convenience, we have also shown this information in diagrammatic form (Fig 4.10).

<table>
<thead>
<tr>
<th>N</th>
<th>inputs (R)</th>
<th>Total number of cells</th>
<th>Comparators</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>64</td>
<td>2</td>
<td>2016</td>
<td>2016</td>
<td>63</td>
</tr>
<tr>
<td>64</td>
<td>4</td>
<td>496</td>
<td>1488</td>
<td>62</td>
</tr>
<tr>
<td>64</td>
<td>8</td>
<td>120</td>
<td>1080</td>
<td>45</td>
</tr>
<tr>
<td>1024</td>
<td>2</td>
<td>523776</td>
<td>523776</td>
<td>1023</td>
</tr>
<tr>
<td>1024</td>
<td>4</td>
<td>130816</td>
<td>392448</td>
<td>1022</td>
</tr>
<tr>
<td>1024</td>
<td>8</td>
<td>32640</td>
<td>293760</td>
<td>768</td>
</tr>
<tr>
<td>1024</td>
<td>16</td>
<td>8128</td>
<td>203200</td>
<td>508</td>
</tr>
</tbody>
</table>

**TABLE 4.1: Performance of sorting network.**

4.7 DESIGN OF A SYSTOLIC ARRAY FOR ROUTING

The intercell communication architecture for the systolic array for routing is very similar to that used in Fig 4.2. The only difference is that we do not require the preprocessing nodes when we design an array for routing. The complex cells may use any convenient scheme for intra cell communication so long as the scheme corresponds to that for a rearrangeable network. We have chosen a Benes network to illustrate the approach. We have ignored the additional control lines which are used to set individual switches in a subcell to either "straight" or "cross" mode [52]. In this particular approach, all the problems of
determining the settings of the switches, as mentioned in chapter 3, are applicable. The array is shown in Fig 4.11.

Figure 4.10 Shows the graphical comparisons for the triangular array network
4.8 DESIGN OF A NEW TWO DIMENSIONAL SYSTOLIC SORTING NETWORK

In this section we present the design of another 2-D systolic network for parallel sorting. The input (output) of each cell is connected to two neighboring cells. Before generalizing the method for implementing a complex cells we consider the simple situation where every cell, as in the S-array, consists of a 2 input comparator and buffers to pipeline the output.

![Routing network with cells of controllable complexity](Image)

**Figure 4.11** Routing network with cells of controllable complexity
The sorting network for 8 inputs is shown in Figure 4.12. The array, in general, has 
\( N = 2n \) inputs, entering from the left. It utilizes only local connections but is different 
from the usual mesh pattern. It is convenient to visualize an array of this type as having 
two halves: the left and the right with somewhat different characteristics, as discussed 
below.

![Diagram of a parallel systolic sorting network](image)

**Figure 4.12** A novel parallel systolic sorting network for 8 inputs.

There are \( n \) columns of cells in the first half where each column has \( n \) cells. We will 
number the columns from 0 to \( n-1 \) and, within a column, we will number the cells from 0 
to \( n-1 \). We will use \( A_{ij} \) to refer to the \( i \)th cell in \( j \)th column in the first half of the array.

Cell \( A_{ij} \) has two inputs that come in from the left and generates two outputs from its right 
hand side. We will use \( A_{1ij}^{IN} \) and \( A_{2ij}^{IN} \) \((A_{1ij}^{OUT} \text{ and } A_{2ij}^{OUT})\) to refer to the two inputs 
to (output from) cell \( A_{ij} \). Cell \( A_{ij} \) compares \( A_{1ij}^{IN} \) and \( A_{2ij}^{IN} \). If \( A_{1ij}^{IN} \leq A_{2ij}^{IN} \) 
\((A_{1ij}^{IN} > A_{2ij}^{IN})\) then \( A_{1ij}^{OUT} = A_{1ij}^{IN} \) and \( A_{2ij}^{OUT} = A_{2ij}^{IN} \) \((A_{1ij}^{OUT} = A_{2ij}^{IN} \text{ and } A_{2ij}^{OUT} = A_{1ij}^{IN})\). The outputs \( A_{1ij}^{OUT} \) and \( A_{2ij}^{OUT} \) are stored in two buffers so that 
they become input to the cells in the next column in the next clock cycle. The inputs to \( A_{i,i} \) are supplied from outside, for all \( i, 0 \leq i \leq n-1 \). The outputs from \( A_{i,i-1} \) are input to the
array on the right half of the network, for all \( i, 0 \leq i \leq n-1 \). The interconnections for cell \( A_{0,j} \) and cell \( A_{n-1,j} \), \( 0 \leq j < n \). The interconnections for cell \( A_{i,j} \), \( 1 \leq i \leq n-1 \) is given below:

- \( i=0 \): \( A_{1,0}^{\text{OUT}}(A_{2,0}^{\text{OUT}}) \) is connected \( A_{1,0}^{\text{IN}}(A_{1,1}^{\text{IN}}) \)

- \( i=n-1 \): \( A_{1,n-1}^{\text{OUT}}(A_{2,n-1}^{\text{OUT}}) \) is connected \( A_{1,n-2}^{\text{IN}}(A_{2,n-1}^{\text{IN}}) \)

- \( i \neq 0 \) and \( i \neq n-1 \): \( A_{1,i}^{\text{OUT}}(A_{2,i}^{\text{OUT}}) \) is connected \( A_{2,i+1}^{\text{IN}}(A_{1,i+1}^{\text{IN}}) \)

There are \( n-1 \) columns of cells in the second half where the \( j \)th column has \( n-j-1 \) cells, for all \( j, 0 \leq j < n \). In addition, the second half also contains a number of delay elements represented by shaded ovals. The purpose of the delay element is to ensure the integrity of the wave front, since the top and bottom outputs from column \( j \) do not need to be rerouted any further. We will number the columns and rows as before. We are ignoring the delay elements and will use \( B_{i,j} \) to refer to the \( i \)th cell in \( j \)th column in the second half to the array. Cell \( B_{i,j} \) has two inputs that enter from the left and generates two outputs from its right hand side. Using a notation similar to that for the left half, \( B_{1,i}^{\text{IN}} \) and \( B_{2,i}^{\text{IN}} \) (\( B_{1,i}^{\text{OUT}} \) and \( B_{2,1}^{\text{OUT}} \)) refer to the two inputs to (outputs from) cell \( B_{i,j} \). Cell \( B_{i,j} \)

compares \( B_{1,i}^{\text{IN}} \) and \( B_{2,i}^{\text{IN}} \). If \( B_{1,i}^{\text{IN}} \leq B_{2,i}^{\text{IN}} \) (\( B_{1,i}^{\text{IN}} \geq B_{2,i}^{\text{IN}} \)) then \( B_{1,i}^{\text{OUT}} = B_{1,i}^{\text{IN}} \) and \( B_{2,i}^{\text{OUT}} = B_{2,i}^{\text{IN}} \) (\( B_{1,i}^{\text{OUT}} = B_{2,i}^{\text{IN}} \) and \( B_{2,i}^{\text{OUT}} = B_{1,i}^{\text{IN}} \)). The inputs to \( B_{i,0} \) are supplied from the left half of the array. The interconnection is such that \( B_{1,i}^{\text{OUT}}(B_{2,i}^{\text{OUT}}) \) is connected \( B_{2,i+1}^{\text{IN}}(B_{1,i+1}^{\text{IN}}) \)

Now that we described the interconnection of this network, we introduce another notation to refer to the output lines in the second half of the array; this notation will help us prove the functionality of the array. We note that the right half of the network has \( n-1 \) columns of cells and that there are always \( 2n \) output lines. We number the columns \( 1, \ldots, n-1 \) and number the output lines from top to bottom in the sequence \( 0, 1, \ldots, 2n-1 \). The output of
the left half will be termed column 0. We will use $X_{ij}$ to refer to the $i$th column ($0 \leq i < n$) and $j$th line ($0 \leq j < 2n$). The relationship between $X_{ij}$ and $B_{1i,j}^{\text{IN}}$ and $B_{2i,j}^{\text{OUT}}$ is straightforward. Figure 4.13 illustrates this array on a sort of 8 numbers.

![Diagram of systolic array](image)

Figure 4.13 An illustration for eight inputs sorting.

**Theorem 4.2**

*The systolic array shown in Fig 4.12 is a sorting network.*

**Proof:**

To prove that the network sorts properly, let us assume that, at time $t_0$, a list of distinct numbers $[a_0, a_1, \ldots, a_{2n-2}, a_{2n-1}]$ is input to the network. We have to prove that, after an appropriate latency period, an output in the form of a list $[b_0, b_1, \ldots, b_{2n-2}, b_{2n-1}]$ is generated from the right side of the network, where $b_i$ appears in the list $[a_0, a_1, \ldots, a_{2n-2}, a_{2n-1}]$ and $b_i < b_j$, for all $j, i < j \leq 2n - 1$. We first apply a transformation so that $b_i$ is transformed to $i$. This is clearly permissible since this does not change the magnitude relationship of any pair of elements from the list $[a_0, a_1, \ldots, a_{2n-2}, a_{2n-1}]$. Thus we have to prove that the output from the right end is the ordered list $[0, 1, 2, \ldots, 2n-1]$ if, for all $i, 0 \leq a_i \leq 2n-1$ and $a_i \neq a_j$. In other words, $X_{i,n-1} = i$, for all $i, 0 \leq i < 2n$. 

67
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

We notice that we only have one comparator (cell $B_{n-1,1}$) in column n-2 so that only $X_{n-1,n-2}$ and $X_{n,n-2}$ may differ from $X_{n-1,n-1}$ and $X_{n,n-1}$. Since $X_{i,n-1} = i$, for all $i$, $0 \leq i < 2n$, the following relationships must hold:

- if $i \neq n-1$ and $i \neq n$, $X_{i,n-2} = i$
- otherwise one of $X_{n-1,n-2}$ and $X_{n,n-2}$ must be $n-1$ and the other must be $n$.

In other words, $X_{n-1,n-2}$ (and $X_{n,n-2}$) $\in \{n-1,n\}$. Using a similar argument, $X_{n-2,n-3}$ (and $X_{n-1,n-3}$) $\in \{n-2,n-1,n\}$; $X_{n+1,n-3}$ (and $X_{n,n-3}$) $\in \{n-1,n,n+1\}$. If we apply induction, it is easy to determine the restrictions on $X_{i,j}$ for all $j$, $0 \leq j \leq n-1$. We omit this analysis since this is straightforward. This analysis for $j = 0$ (i.e., the output of the left array) shows that:

- $X_{0,0} = 0$
- $X_{2n-1,0} = 2n-1$
- $X_{2i-1,0}, X_{2i,0} = \{k \mid i \leq k \leq n-1+i\}, 0 < i < n$

In the left half of the array, the interconnection is uniform except for the top and the bottom. Therefore, in order to analyze what has to appear at the input of the cells in the left half, we logically subdivide the cells in three categories:

- cells in the top row
- cells in the bottom row
- all other cells.

We will consider only the first and the last category of cells since the analysis for the bottom row of cells is similar to that for the top.
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

In view of the above relation involving $X_{i,j}$, it is easy to see that $A_{1,n-1}^{\text{OUT}}, A_{2,n-1}^{\text{OUT}}$ must satisfy the following relationships:

\[
A_{1,0,n-1}^{\text{OUT}} = 0
\]

\[
A_{2,n-1,n-1}^{\text{OUT}} = 2n-1
\]

\[
A_{1,i,n-1}^{\text{OUT}} = \{k \mid i \leq k \leq n-1+i\}
\]

\[
A_{2,i-1,n-1}^{\text{OUT}} = \{k \mid i \leq k \leq n-1+i\}
\]

One convenient way to look at this requirement is as follows:

- The input $i$ must appear as $A_{1,k,n-1}^{\text{OUT}}$ or as $A_{2,k-1,n-1}^{\text{OUT}}$ for some $k$, $1 \leq k \leq i$, for all $i$, $1 \leq i \leq n-1$.

- The input $i$ must appear as $A_{1,k,n-1}^{\text{OUT}}$ or as $A_{2,k-1,n-1}^{\text{OUT}}$ for some $k$, $n-1 \geq k \geq i + 1 - n$, for all $i$, $2n-2 \leq i \leq n$.

We will prove that $A_{1,0,n-1}^{\text{OUT}} = 0$ and that the input $i$ must appear as $A_{1,k,n-1}^{\text{OUT}}$ or as $A_{2,k-1,n-1}^{\text{OUT}}$ for some $k$, $1 \leq k \leq i$, for all $i$, $1 \leq i \leq n-1$. The proof for the other parts are similar.

We notice that the output $A_{1,0}^{\text{OUT}}$ is the minimum of $A_{1,0}^{\text{IN}}$ and $A_{2,0}^{\text{IN}}$, therefore 0 must be $A_{1,0}^{\text{IN}}$ for some $i$. Thus 0 cannot be an input to cell $A_{n-1,1}$. Proceeding in this way, we note that, regardless of wherever 0 appears in a given column, in the next column, it moves up by one, unless it happens to be in row 0. In other words, 0 advances to row 0 and stays there. Thus $A_{1,0,n-1}^{\text{OUT}} = 0$.

If $i$ has to appear in $A_{1,k,n-1}^{\text{OUT}}$ or in $A_{2,k-1,n-1}^{\text{OUT}}$ for any $k$, $1 \leq k \leq i$, for all $i$, $1 \leq i \leq n-1$, then in the left half of the array, as we go from column $n-1$ to column $n-2$, we find that $i$ has to appear as an input in cell $A_{j,n-2}$ for any $j$, $1 \leq j \leq i + 1$. Similarly, as we go to
successive columns on the left, and we reach column \( k \), \( i \) has to appear in cell \( A_{j, n-k} \) for any \( j, 1 \leq j \leq i + k-n+1 \). Clearly when we reach column 0, we find that \( i \) has to appear in cell \( A_{j, 0} \) for any \( j, 0 \leq j \leq n-1 \). In other words, \( i \) may occur in any column.

4.9 COMPLEXITY OF THE ALGORITHM

The total number of comparators used in this 2n input network has \( n^2 \) in the left half and \( \frac{(n-1)(n-2)}{2} \) in the right half. So far as the area and time complexities are concerned, we note that we need a total of \( \frac{(3n^2-n)}{2} \) comparators for \( N=2n \) inputs. Thus the area may be approximated by \( A = \frac{(3N^2-2N)}{8} \). In this estimation, we have ignored the delay elements.

If we compare this scheme to the scheme used in the S-array, we find that the number of comparators is less; however, the asymptotic bounds are still \( O(N^2) \). Since we use only local fixed length wires for communication, the pipeline period is \( O(1) \).

4.10 A NEW NETWORK FOR SORTING WITH COMPLEX CELLS

The network shown in Fig 4.14 may be generalized so that each cell, instead of including just a comparator and latches, is a cell for sort merging. As in the network described in Fig 4.2, each cell receives two sorted lists of \( r \) inputs. The cell sort merges the inputs and generates a pair of ordered lists of \( r \) numbers where largest element in the first list is smaller than the smallest element of the second list. Such a network for 16 inputs is shown in Figure 4.14.

We now have to show that the network sorts properly. This proof is very similar to theorem 4.2 and is omitted.
4.11 DESIGN OF AN FFT SYSTOLIC ARRAY

We will now present an example of the application of our architecture technique to a well known Digital Signal Processing (DSP) algorithm; the Discrete Fourier Transform (DFT). We show that we are able to generate well known efficient realizations using our LLGS technique.

![Diagram of a compact parallel systolic sorting network for 16 inputs](image)

Figure 4.14 A Compact parallel systolic sorting network for 16 inputs

The DFT plays a significant role in the field of spectral analysis, and is a common tool for mapping between time and frequency domains in digital signal processing [54]. The DFT transforms an N point sampled time series into an equivalent N-point frequency series.

Let \( \{x(n), n=0,1,2, \ldots N-1\} \) be a finite-length sequence. The DFT of \( x(n) \) is defined as
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

\[ X(k) = \sum_{n=0}^{(N-1)} x(n) W_n^k N \]

(4.1)

for all \( k, 0 \leq k < N \) and \( W_N = e^{-j2\pi/N} \). The computation of the term within the summation sign (i.e., \( x(n) W_n^k N \)) requires one complex multiplication which is usually implemented with four real multiplications and two real additions. To compute \( X(k), 0 \leq k < N \) requires \( N^2 \) complex multiplications and \( N(N-1) \) complex additions, i.e., \( O(N^2) \) operations.

The DFT computation can be viewed as a matrix-vector multiplication as in eqn (4.2).

\[
\begin{bmatrix}
X(0) \\
X(1) \\
X(2) \\
X(3) \\
\vdots \\
X(N-1)
\end{bmatrix} =
\begin{bmatrix}
1 & 1 & 1 & \cdots & 1 \\
1 & W & W^2 & \cdots & W^{N-1} \\
1 & W^2 & W^4 & \cdots & W^{2N-2} \\
1 & W^4 & W^8 & \cdots & W^{4N-4} \\
\vdots & \vdots & \vdots & \ddots & \vdots \\
1 & W^{N-1} & W^{2(N-2)} & \cdots & W^{(N-1)(N-1)}
\end{bmatrix}
\begin{bmatrix}
x(0) \\
x(1) \\
x(2) \\
x(3) \\
\vdots \\
x(N-1)
\end{bmatrix}
\]

(4.2)

This matrix-vector formation of the DFT can be computed using systolic arrays. The data flow diagram is shown in Figure 4.15.

**Theorem 4.3:**

*If we are carrying out a N point DFT using systolic arrays where the largest number that we need to process is \( \leq N_{\text{max}} \) then*

i. Area (A) of the systolic array network is \( O(N^2 \log 2 N_{\text{max}}) \)

ii. Time (T) required for computation is \( O(N \log 2 N_{\text{max}}) \)

iii. The pipelined period (P) of this network is \( O(\log 2 N_{\text{max}}) \).

**Proof:**

To perform this computation we need N systolic arrays where each systolic array has N cells requiring a total of \( N^2 \) cells. Each cell performs a complex multiply-add operation.
which requires, in the worst case, multiplying (or adding) two complex numbers each of which is \( \log N_{\text{max}} \) bits long.

![Diagram of 1-D Systolic array for DFT.]

Figure 4.15 1-D Systolic array for DFT.

We assume that the pipeline period is long enough to complete one complex multiplication followed by one complex addition. It is, of course, possible to increase the throughput rate by using a completely pipelined multiplier; however, we ignore this possibility since our interest is in exploring the importance of \( N \) rather than \( N_{\text{max}} \). Multiplication takes a longer time and is \( O(\log^2 N_{\text{max}}) \); the area is \( O(\log^2 N_{\text{max}}) \). Thus each cell has size \( O(\log^2 N_{\text{max}}) \) and the pipeline period is \( O(\log^2 N_{\text{max}}) \). The latency period is the time for the signal to
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

propagate through \( N \) cells, i.e., \( O(N \log^2 N_{\max}) \) and the area for \( N^2 \) cells is \( O(N^2 \log^2 N_{\max}) \).

\[ \square \]

The number of operations in a Fourier transform may be reduced from \( O(N^2) \) to \( O(N \log N) \) by using the well known Fast Fourier Transform (FFT) [54]. We now describe, briefly, a well known algorithm which formulates \( X(k) \) in terms of the sum of 2 DFTs each of which involves only \( N/2 \) points. This is called the decimation in time algorithm. We show that a simple variation of this algorithm allows us to design a number of linear systolic arrays of complex cells and we show that, at some point in time, such architectures may be attractive in implementing the DFT where \( N \) the number of points (also called samples) is large and we have stringent pipeline period requirements.

It is convenient to assume that \( N = 2^m \) for some \( m \). We may now restate 4.1 as follows:

\[
X(k) = \sum_{n \text{ even}} x(n) \ W_N^{nk} + \sum_{n \text{ odd}} x(n) \ W_N^{nk} \tag{4.3}
\]

\[
X(k) = \sum_{r = 0}^{(N/2)-1} x(2r) \ W_N^{2rk} + \sum_{r = 0}^{(N/2)-1} x(2r+1) \ W_N^{(2r+1)k} \tag{4.4}
\]

\[
X(k) = \sum_{r = 0}^{(N/2)-1} x(2r) \ W_{N/2}^{rk} + W_N^k \sum_{r = 0}^{(N/2)-1} x(2r+1) \ W_{N/2}^{rk} \tag{4.5}
\]

\[
X(k) = G(k) + W_N^k H(k) \tag{4.6}
\]

The term \( G(k) \) (\( H(k) \)) is an \( N/2 \) point DFT of the even (odd) points of the original sample. By recognizing the periodicity of \( G(k) \) and \( H(k) \) we obtain the well known butterfly realization of the FFT (Fig 4.16).
Figure 4.16 Generating FFT using a butterfly organization.

In Chapter 3, we looked at the butterfly organization. We recall that, even though a butterfly has $N \log N$ processors, if we wish to fabricate a butterfly using VLSI/ULSI technologies on a single die, we need area $O(N^2 A_{but})$ and pipeline period $O(N P_{but})$ where $A_{but}(P_{but})$ is the area (pipeline period) of a processor in the butterfly. A processor in the butterfly requires area $A_{but} = O(\log^2 N_{max})$ and $P_{but} = O(\log^2 N_{max})$.

As $N$ increases, the fastest possible pipeline period degrades and, at some point in time, may fall below the requirements of the user. In this situation, we can use an approach similar to that used for perimeter sorting. In a nutshell, if we have to design an array for an $N$ point FFT, we determine the size of the biggest butterfly that can operate at the speed specified by the user.

Let this butterfly have $2^m$ inputs. The complex cell that we use is simply a butterfly of this size. A linear systolic array of such complex cells generates $2^m$ transforms. To generate all the $N$ transforms we use $N/2^m$ linear systolic arrays of complex cells.
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

We now describe the details of this scheme.

Let $N_1 = 2^m$, $N = N_1 N_2$. Let $n = N_1 r + s$ where $0 \leq r < N_2$ and $0 \leq s < N_1$. We may rewrite equation 4.1 as follows:

$$X(k) = \sum_{s=0}^{(N_1-1)(N_2-1)} \sum_{r=0}^{N_1-1} x(N_1 r + s) W_N^{(N_1 r + s)k} \tag{4.7}$$

$$X(k) = \sum_{s=0}^{N_1-1} W_N^{sk} \sum_{r=0}^{N_2-1} x(N_1 r + s) W_{N_2}^{rk} \tag{4.8}$$

$$X(k) = \sum_{s=0}^{N_1-1} W_N^{sk} E_s(k) \tag{4.9}$$

where $E_s(k) = \sum_{r=0}^{N_2-1} x(N_1 r + s) W_{N_2}^{rk}$

A systolic array for a 16 point Fourier Transform is shown in Fig 4.17. We have shown only one linear array in this Figure. In order to determine all 16 transforms $X(0), \ldots, X(15)$ we need a total of four such systolic arrays.

This is not a new approach to computing the DFT. A network similar to that shown in Fig 4.17 is proposed in [74]. What we show is the fact that our generic architecture for design in a ULSI environment, when applied to the DFT, gives us a network which has been already implemented.

Of course, the basis for our structure is the inherent limitations on pipeline delay in a butterfly. For butterfly networks with 4 inputs the delay per cell is not likely to be the limiting criterion.
Fig 4.17  A linear array of complex cells for FFT.

4.12 SUMMARY

In this chapter we have proposed a novel architecture for supercomputing. Systolic arrays inherently have fast throughput rates due to the fact that the cells are connected only to selected local neighboring cells. There are, however, many applications which require substantial movement of data; typically, systolic architectures are not appropriate for such applications. These applications may be conveniently solved using a complex
SYSTOLIC ARCHITECTURES WITH CELLS OF CONTROLLABLE COMPLEXITY

interconnection structure between processors (e.g., shuffle exchange or hypercube). Such structures are expensive in terms of VLSI layout areas and have inherent limitations due to propagation delays in communication over relatively long distances. As a compromise position, in this chapter we have developed the concept of locally long but globally short (LLGS) connections. We have shown that a systolic array of relatively complex cells may solve many important problems involving significant data movement; the internal structure of these large cells may use a high wire layout. A very interesting property of this approach is the fact that the designs are flexible, so that, depending on the technology we are using and the pipeline requirements of the user, the cell size will vary from application to application.

We have examined the area of perimeter sorting in detail, using a mesh type triangular array. The same triangular array architecture is also applicable to interconnection networks. We have also looked at a different architecture for perimeter sorting. This architecture has a very interesting intercell connection and offers some savings over triangular arrays. We have also examined Fourier Transforms and have replicated existing architectures that show that it is possible to obtain throughput rates faster than potentially achievable using a hypercube alone. With the ongoing advances in VLSI fabrication technologies, it is likely that the technology limitations on long wires will be the bottleneck in future. Our complex cell technique gives us a generic approach to solve this problem.
5.1 INTRODUCTION

In this chapter, we examine experimental results in fabricating VLSI arrays using a target CMOS 1.2μm, double metal, double polysilicon, N-well process technology. Our objective is to look at the design of fully pipelined interconnection networks and find out whether systolic arrays with complex cells are potentially useful.

We first design a cell which consists of a 2x2 switch with two latches and determine its area and timing characteristics. Using this as a building block, we design a systolic array to implement an 8 input router, and use extrapolated measurements to predict the areas of any arbitrary sized array.

We follow this with the design of a butterfly network; the layout is produced using two separate approaches:

1) The first approach is to use a place and route package, where we show that the layout area increases quadratically with the number of inputs. This approach does not, unfortunately, allow us to develop an extrapolation model due to the fact that the layout varies substantially from a butterfly of one size to a butterfly of another.
2) The second approach uses a custom layout following a uniform style so that, based on measurements of this network, we develop a model for butterfly networks of any size. The model uses the area of the butterfly and the length of the longest wire: using a simple transmission line model within the HSPICE analog circuit simulator, we estimate the delay of a wire (both in metal1 and metal2 layers) for different lengths. By measuring the length of the longest wire we can now determine the expected delays in arbitrary sized butterfly networks. We show that the pipeline period of a butterfly, as expected, degrades as the number of inputs to the butterfly increases. This means that, after a certain point, our complex cell approach becomes viable. We examine different user requirements for speed and see how these affect the complexity of our cells.

5.2 DESIGNING A LATCHED SWITCH

The block diagram of a 2x2 latched switch is shown in Figure 5.1a. The circuit diagram for the latched switch is shown in Figure 5.1b. The switch is built using complementary transistors (transmission gates) and the output of the switch is latched using a dynamic true single phase clock structure [27]. The cell, consisting of both the switch and two latches, measures 114μ x 50μ and is shown in Figures 5.2a, 5.2b & 5.2c. The results of HSPICE simulations to measure the transient response of the cell are shown in Figure 5.3; they indicate that the cell is potentially capable of operating at 250 MHz.

We also need to design butterfly networks where the pipelining occurs at a higher level (latching at the outputs of complete butterfly networks). The layout of a simple switch, that can be used in such networks is shown in 5.2b; SPICE simulations indicate a delay of 0.6ns. The cell measures 40μ x 50μ. It is important to emphasize that in both the circuits
shown in Figures 5.2a and 5.2b, we have ignored the control signal which determines the setting of the switch.

Figure 5.1 a The block diagram of a latched switch using transmission gate.

5.3 ESTIMATION OF WIRE DELAYS

In this section we discuss a model for estimating the wire delay. For simplicity we assume that the wire is fabricated over field oxide alone; the edge components of parasitic capacitance (fringing field components and wire-to-wire capacitance), which are difficult to model, have been ignored, and only the area components are considered. We feel that this simple model will give sufficient indications about the delays and, in any case, predict delays which are shorter than the actual delay. In our approach, the justification for
complex cells becomes stronger if the delay is greater. If the estimation of delay is on the low side, we are simply being rather conservative.

Figure 5.1b The circuit diagram of the latched switch as shown in Figure 5.1a.
Figures 5.2a & 5.2b Layout of the latched switch and switch shown in Figure 5.1b.
Figure 5.2c Layout of the latches used in Figure 5.1a.
Figure 5.3: HSPICE simulation results for the layout shown in Figure 5.2a.
Our initial model is a transmission line model shown in Figure 5.4a, which consists of a driver transistor $T_1$, a transmission line and gate load $T_2$. The transmission line is initially charged to 5 volts, and the driver transistor $T_1$ is driven by a step input at time $t = 0$. The time interval during which the line voltage drops from 5 to .5 volts (90% drop) is used as the signal propagation delay along the wire. The propagation delay is confirmed using lumped resistance model (Figure 5.4b) as well as distributed resistance model (Figure 5.4c), which is included in HSPICE simulator.

Figure 5.4 a. Transmission line model for interconnect AB of gates $T_1$ and $T_2$.

Figure 5.4 b. Transmission line lumped model for the interconnect shown in Figure 5.4a.

Figure 5.4 c. Transmission line of distributed model for the interconnect shown in Figure 5.4a using HSPICE wire model.
Table 5.1a: Simulated value for 3μ technology.

<table>
<thead>
<tr>
<th>Length of Wire (mm)</th>
<th>Capacitance (pF)</th>
<th>Resistance (Ohms)</th>
<th>Delay (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Metal 1</td>
<td>Metal 2</td>
<td>Metal 1</td>
</tr>
<tr>
<td>10</td>
<td>.58</td>
<td>.384</td>
<td>250</td>
</tr>
<tr>
<td>30</td>
<td>1.74</td>
<td>1.152</td>
<td>750</td>
</tr>
<tr>
<td>50</td>
<td>2.9</td>
<td>1.92</td>
<td>1250</td>
</tr>
<tr>
<td>100</td>
<td>5.8</td>
<td>3.84</td>
<td>2500</td>
</tr>
</tbody>
</table>

Table 5.1b: Simulated value for 1.2μ technology.

<table>
<thead>
<tr>
<th>Length of Wire (mm)</th>
<th>Capacitance (pF)</th>
<th>Resistance (Ohms)</th>
<th>Delay (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Metal 1</td>
<td>Metal 2</td>
<td>Metal 1</td>
</tr>
<tr>
<td>10</td>
<td>.81</td>
<td>.42</td>
<td>116.67</td>
</tr>
<tr>
<td>30</td>
<td>2.43</td>
<td>1.26</td>
<td>350</td>
</tr>
<tr>
<td>50</td>
<td>4.05</td>
<td>2.1</td>
<td>583.33</td>
</tr>
<tr>
<td>100</td>
<td>8.1</td>
<td>4.2</td>
<td>1166.7</td>
</tr>
</tbody>
</table>

This model uses representative contact resistances both at the drain of \( T_1 \) and the gate of \( T_2 \). Where \( R_{on} \) is effective on-resistance of driver \( T_1 \), \( R_{wire} \) and \( C_{wire} \) are interconnection wire resistance and capacitance, and \( C_g \) is the input capacitance of the receiving gate \( T_2 \). We have ignored the VIA resistance since it is small (\( .2\Omega \)) compared to the resistance of the wire itself. The HSPICE simulation results are shown in Table 5.1a and 5.1b. Table 5.1a shows that the delay is indeed linear and also that the delay is quite significant as the length
of wire is of the order of millimetres. As a consequence, the butterfly performance degrades significantly as the size increases.

5.4 DESIGNING A SYSTOLIC ARRAY OF SWITCHES

We show the layout of a 4x4 array of latched switches in Figure 5.5, each switch connects only to its neighbors which forms a simple 2 dimensional array of switches, as we discussed in 5.2. This array measures $460\mu\times180\mu$. We use this value to estimate the sizes (length, width and area) of arrays of any arbitrary size (Tables 5.2). In Figure 5.5, we have packed cells without consideration for stage to stage interconnections. To realize the K-array (Chapter 3) we require an individual cell size of $130\mu\times60\mu$, and the interconnection wire width requires an additional $10\mu$ per cell.

Table 5.2: Relations between size and area of systolic array.

<table>
<thead>
<tr>
<th>n</th>
<th>length mm</th>
<th>width mm</th>
<th>area mm²</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>.46</td>
<td>.18</td>
<td>.08</td>
</tr>
<tr>
<td>8</td>
<td>.91</td>
<td>.36</td>
<td>.32</td>
</tr>
<tr>
<td>16</td>
<td>1.82</td>
<td>.72</td>
<td>1.30</td>
</tr>
<tr>
<td>32</td>
<td>3.64</td>
<td>1.43</td>
<td>5.21</td>
</tr>
<tr>
<td>64</td>
<td>7.27</td>
<td>2.87</td>
<td>20.84</td>
</tr>
<tr>
<td>128</td>
<td>14.54</td>
<td>5.73</td>
<td>83.38</td>
</tr>
<tr>
<td>256</td>
<td>29.08</td>
<td>11.47</td>
<td>333.54</td>
</tr>
<tr>
<td>512</td>
<td>58.16</td>
<td>22.94</td>
<td>1334.14</td>
</tr>
<tr>
<td>1024</td>
<td>116.33</td>
<td>45.88</td>
<td>5336.46</td>
</tr>
</tbody>
</table>
The latency periods of the array are dependent on array size; the pipeline period, of course, is constant (independent of the size of the array). In the case of a systolic array, the interconnections are short wires and the communication delays due to the wires are negligible. Simulations show that this array is capable of operating at 250 MHz.

Figure 5.5: Layout for 4x4 cells of the two dimensional systolic array network.

5.5 DESIGN OF A BUTTERFLY USING AN AUTOMATIC PLACE AND ROUTE PACKAGE

We first generate a butterfly network using the ELECTRIC package running on a SUN SPARC 2 work station. We use the interactive silicon compiler (QUISC) developed at Queen's University as an interface to the ELECTRIC package. This compiler tool uses a VHDL interface to generate an internal data base netlist for the QUISC Place and Route algorithm. The compiler uses a standard cell library (user defined standard cells are referred
to as macro cells). In this case, the macro cell is the latched switch described in section 5.3. The input to ELECTRIC is in the form of a VHDL structural description of the butterfly network (Figure 5.6a). A standard cell library is required that contains the basic level cells that the functional VHDL description uses. The silicon compiler operates within the Electric environment, and within the particular technology file appropriate for the target foundry. In this case, the technology file corresponds to the 1.2μ double metal, double polysilicon CMOS technology at the Northern Telecom VLSI fabrication facilities. The VHDL compiler takes this input and generates a netlist. For efficient layouts, the user has to choose the number of rows of cells in the final network. We naturally choose four (eight) rows for a four (eight) input butterfly. Figure 5.6b (5.6c) shows the layouts generated by the package for 4 (8) input butterfly networks. The four (eight) input network measures .62mm × .58mm (1.53mm × .76mm).
Figure 5.6 a VHDL code for the automatic layout.
Figure 5.6b Layout generated by QUISC for an eight input butterfly network.
Figure 5.6c Layout generated by QUISC for a sixteen input butterfly network.
5.6 DESIGN OF A BUTTERFLY USING CUSTOM LAYOUT

We now describe the network that we will use for the purpose of comparison with mesh type systolic layouts. We use the CADENCE software environment to obtain the cell layouts. An eight input butterfly is shown in Figure 5.7.

To implement this butterfly, we use the cell described in Figure 5.2b as the basic building block. We note that this cell does not have any latch. To use a butterfly as a cell in a systolic array, we have to use the cell shown in Figure 5.2a for the last stage of the butterfly. In other words, a butterfly with $2^m$ inputs has $m+1$ stages. The first $m$ stages use the cell shown in Figure 5.2 b. The last stage uses the cells shown in Figure 5.2 a. We see that the $j$th stage of such a butterfly consists of a column of $2^m$ switches followed by interconnections from the output of the $j$th stage to the input of the $j+1$th stage, for all $j$, $0 \leq j < m$. As expected, the area for this interconnection increases with $j$ so that the area for interconnection is least (most) between the output of column 0 (m-1) and input of column 1 (m).

5.7 A MODEL FOR LAYOUTS OF BUTTERFLY NETWORKS OF ARBITRARY SIZE

In order to investigate whether the notion of complex cells is potentially useful, we need to look at relatively large butterfly networks. The basic scheme for the layout of a butterfly is shown in Figure 5.8. This figure also gives the lengths of wires which are critical in developing our model. We measure these lengths from the layout shown in Figure 5.7.
Figure 5.7 Layout of the eight input butterfly network.
Figure 5.8 Model used to determine the wire delay in the butterfly network.
Table 5.3 a: Details of interconnect model for line1.
**Table 5.3 b: Details of interconnect model for line 2.**

**Line 2 from cell i to cell i+2^j-1, for cell i, 0 ≤ i ≤ 2^j-1**

<table>
<thead>
<tr>
<th>SEGMENT NUMBER</th>
<th>DESCRIPTION</th>
<th>LENGTH</th>
<th>LAYER</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>horizontal line from cell i to G</td>
<td>6</td>
<td>metal 1</td>
</tr>
<tr>
<td>2</td>
<td>vertical line continued from G to H</td>
<td>10</td>
<td>metal 1</td>
</tr>
<tr>
<td>3</td>
<td>horizontal line continued from H to I</td>
<td>8</td>
<td>metal 1</td>
</tr>
<tr>
<td>4</td>
<td>horizontal line continued from I to J (2^j-1 vertical lines in the worst case)</td>
<td>8 per vertical line</td>
<td>metal 1</td>
</tr>
<tr>
<td>5</td>
<td>vertical line from J to K</td>
<td>41</td>
<td>metal 2</td>
</tr>
<tr>
<td>6</td>
<td>vertical line continued from K to L (2^j-1 vertical lines here to be crossed.)</td>
<td>60</td>
<td>metal 2</td>
</tr>
<tr>
<td>7</td>
<td>vertical line continued from L to M</td>
<td>22</td>
<td>metal 2</td>
</tr>
<tr>
<td>8</td>
<td>horizontal line from M to N (2^j-1 vertical lines in the worst case)</td>
<td>8 per vertical line</td>
<td>metal 1</td>
</tr>
<tr>
<td>9</td>
<td>horizontal &amp; vertical line from N to O</td>
<td>24 (8+8+8)</td>
<td>metal 1</td>
</tr>
</tbody>
</table>
To determine the propagation delay from the jth stage to the (j+1)th stage, 0 ≤ j ≤ m-1, we have to consider two wires, Line1 and Line2. Each of the two wires consists of several logical segments as discussed below. Line1 is the wire connecting the output of cell (i) to input of cell (i+2^{m-1}) for all i, 0 ≤ i < 2^{m-1}. Line 2 is the wire connecting the output of cell (i+2^{m-1}) with the input of cell l(i) for all i, 0 ≤ i < 2^{m-1}.

The delays on the two lines are as follows:

\[
\delta_{\text{line1}} = \left\{ 10 + 8(2^{i-1}) + 8 \right\} \delta_{\text{metal1}} + \left\{ 19 + 60(2^{i-1-1}) + 43 \right\} \delta_{\text{metal2}}
\]

\[
\delta_{\text{line2}} = \left\{ 6 + 10 + 8(2^{i-1}) + 16 + 8 \right\} \delta_{\text{metal1}} + \left\{ 41 + 60(2^{i-1-1}) + 22 \right\} \delta_{\text{metal2}}
\]

Where \( \delta_{\text{metal1}} (\delta_{\text{metal2}}) \) is the propagation delay over a length of 1µ in metal1 (metal2).

To estimate the area of the array, we notice that the jth stage of a butterfly consists of 2^m switches and the interconnections from the output of the jth stage to the input of (j+1)th stage. Thus the length of the jth stage is 60.2^m and width of a cell is 40µ. The width of interconnection is the length of the wire line1 in metal1.

Thus the area for stage j is 60.2^m \{16 + 12(2^i-1)\}, for all j, 0 ≤ j < m. To determine the area of the complete chip, we have to add the area of the latched switches in the last stage to the area of stage j, for all j, 0 ≤ j < m.

\[
A_{\text{layout}} = \sum_{j=0}^{(m-1)} \left[ 60.2^m \left\{ 23 + 8(2^j-1) \right\} \right] + 60.2^m 113
\]

\[
= 60.2^m \left\{ \sum_{j=0}^{(m-1)} \left\{ 23 + 8(2^j-1) + 113 \right\} \right\}.
\]
Table 5.4. Shows the delay and area of the butterfly for various values of inputs. Figure 5.9 shows how the areas and delays of butterfly networks compare with those for systolic networks of the type shown in Figure 5.5.

Figure 5.9 a is useful for the asymptotic values. Figure 5.9 b gives values for networks of practical size in terms of current technology. We immediately see that so far as the area is concerned, a butterfly requires only about 1/10 the area of a systolic array; since both areas increase quadratically with the number of inputs, the situation will not improve when we consider networks with more inputs. The pipelined period for butterfly networks, however, degrades linearly, while the pipeline period of the systolic network is independent of the number of inputs.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>line1 (up) ns</th>
<th>line2 (down) ns</th>
<th>wire-area length mm</th>
<th>wire-area width mm</th>
<th>network width mm</th>
<th>network area mm²</th>
<th>delay ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>0.17</td>
<td>0.08</td>
<td>.12</td>
<td>.07</td>
<td>.19</td>
<td>.02</td>
<td>1.37</td>
</tr>
<tr>
<td>8</td>
<td>0.29</td>
<td>0.21</td>
<td>.24</td>
<td>.1</td>
<td>.29</td>
<td>.07</td>
<td>2.25</td>
</tr>
<tr>
<td>16</td>
<td>0.52</td>
<td>0.45</td>
<td>.48</td>
<td>.17</td>
<td>.46</td>
<td>.22</td>
<td>3.38</td>
</tr>
<tr>
<td>32</td>
<td>1.00</td>
<td>0.92</td>
<td>.96</td>
<td>.3</td>
<td>.75</td>
<td>.72</td>
<td>4.98</td>
</tr>
<tr>
<td>64</td>
<td>1.95</td>
<td>1.88</td>
<td>1.92</td>
<td>.55</td>
<td>1.31</td>
<td>2.51</td>
<td>7.53</td>
</tr>
<tr>
<td>128</td>
<td>3.86</td>
<td>3.79</td>
<td>3.84</td>
<td>1.06</td>
<td>2.37</td>
<td>9.10</td>
<td>11.99</td>
</tr>
<tr>
<td>256</td>
<td>7.68</td>
<td>7.59</td>
<td>7.68</td>
<td>2.09</td>
<td>4.46</td>
<td>34.23</td>
<td>20.26</td>
</tr>
<tr>
<td>512</td>
<td>15.3</td>
<td>15.23</td>
<td>15.36</td>
<td>4.14</td>
<td>8.6</td>
<td>132.0</td>
<td>36.17</td>
</tr>
<tr>
<td>1024</td>
<td>30.56</td>
<td>30.48</td>
<td>30.72</td>
<td>8.23</td>
<td>16.83</td>
<td>516.88</td>
<td>67.33</td>
</tr>
</tbody>
</table>
Figure 5.9a. Area of the butterfly network and systolic arrays for a large number of inputs.

Figure 5.9b. Area of the butterfly network and systolic arrays for small number of inputs.
For our discussion, we assume that the latches in Figure 5.2a operates reliably up to 250 MHz clock rate. We also assume that if the delay of a network is $\delta$, the maximum clock period cannot exceed $2\delta$. This assumption is merely a safe limit for the purpose of our discussions, and corresponds to the situation of dynamic pipelines of master/slave latches where we evaluate and pre-charge adjacent cells within one phase of the clock.

We now consider various scenarios for designing the interconnection network.

Scenario 1: We wish to design the fastest interconnection network possible with this technology and cell library. In this case, the speed of the latch is the determining factor. The maximum permissible delay is 2ns per cell. Thus, the butterfly network we choose as a cell has 4 inputs, as determined from Table 5.4. The size of an interconnection network with 256 inputs, in terms of the number of cells, is $(128 \times 128 - 128)/2$ i.e., 8128 cells. The total area required is 162.56 mm$^2$.

Figure 5.10 The latency of the pipelined systems of systolic array and butterfly network.
Scenario 2: We need a network which operates at 50 MHz. Here the maximum permissible delay per cell is 10 ns. Thus we may go for a butterfly of size $2^6 = 64$ inputs. A network with 256 inputs will require 28 cells where each cell is a butterfly with 64 inputs. The area of the network is 70 mm$^2$.

Scenario 3: We need a network which will operate at 10 MHz. Here the maximum permissible delay is 50 ns. A single butterfly of 256 inputs is adequate for this. The area of this network is 34.2 mm$^2$.

We observe that we traditionally have two choices to solve this problem - a systolic array of switches or a butterfly. An interconnection network (K-array) of size 256 inputs, using cells with two inputs, requires $(256 \times 256 - 256)/2 = 65408$ cells, each cell of size $130 \mu\text{m} \times 60 \mu\text{m}$, with a total area of 510 mm$^2$. An interconnection network of the same size of 256 inputs in a butterfly configuration requires an area of 34.2 mm$^2$ silicon. A systolic array satisfies the speed requirements for all three scenarios, but is more expensive in terms of silicon area than the solutions that we have proposed. A butterfly is appropriate only in the last scenario. Figure 5.11 shows that there is an optimum size of the complex cell with respect to the operating frequency.

5.8 SUMMARY

In this chapter we have tested some of our theoretical results of previous chapters using a target 1.2$\mu$ CMOS technology.
Figure 5.11 Relations between the speed of the cell and complex cell size along with array size.

We have initially designed a latched switch in the technology using mask extracted simulations to provide a measure of its performance. We have used the HSPICE transmission line model to empirically measure wire delays for arbitrary lengths; tables of values are presented. A butterfly network has been generated, using the regularity afforded by a silicon compiler running under the Electric™ CAD package. We have used detailed results from this network to provide a variety of design scenarios from which we can deduce that for time critical requirements the traditional butterfly network is not suitable. This verifies the results we had predicted from the theoretical considerations of the preceding chapters.
6.1 CONCLUSIONS

The primary aim and objective of this dissertation has been the investigation of a suitable architecture and future directions for research in ULSI technology.

The main contributions of this dissertation lie in the following areas:

1. A model for ULSI computation has been recommended by reviewing and analyzing the present existing VLSI models.

2. Systolic architectures have been proposed in a ULSI environment for problems involving substantial movement of data, such as data routing and sorting applications, in addition to arithmetic intensive applications.

3. Considering the practical limitations and advantages of systolic organizations along with high wire organizations, a new, hybrid communication architecture utilizing a locally long, globally short connection methodology has been proposed. Our communication methodology trades the advantages of both of these two design methodologies against their disadvantages.
4. Using 1.2 μ CMOS technology, it has been verified that, even at the present level of integration, it is possible to generate both area and time efficient architectures with our new communication methodology.

6.2 DISCUSSION

In this thesis, we have investigated new architectures for problems which involve a substantial movement of data from processor to processor. Data routing in a multiprocessor, sorting and FFT architectures fall in this category. One way to implement networks to solve such problems is to use fairly complex interconnection schemes (e.g., shuffle exchange, butterfly, etc.). Such high wire organizations allow us to design networks with relatively few processing elements. Another, older, approach is to use a nearest neighbor connection scheme. The latter approach requires many processing elements and is not considered to be economic in terms of fabrication cost; however, such networks may be easily implemented in VLSI. This thesis has combined the two approaches into a pragmatic design technique.

In order to predict the performance and compare circuits with different characteristics, we have argued for a particular VLSI model (Chazelle’s model where the wire delay is taken to be linearly proportional to its length) as being appropriate for current technology. We have shown that as we move from VLSI to ULSI, even from a conservative viewpoint, this model is quite applicable.

When implementing high wire networks in VLSI we face two difficulties:

a. Such networks require substantial layout area for interconnection between cells.

b. The longest wire in such networks grows linearly with time.
In chapter 3, we have analyzed a number of interconnection networks and sorting networks using Chazelle's model. We have analyzed and compared the asymptotic bounds and the composite performance metric of the following high wire organizations, namely the butterfly, shuffle exchange, recirculating shuffle exchange, cube connected cycle, Benes and Clos networks with the systolicized Kautz's network. We also analyzed and compared the Batcher's sorting network with Shreen's network.

We have shown that the area of these networks are comparable, but not the pipeline period and latency time. As a result, performance metrics which involve area, pipeline period and/or latency period (e.g., AT, AT^2, AP, ATP) are actually superior for systolic organizations when compared with high wire organizations. This means that, if the silicon area for fabricating circuits is allowed to be arbitrarily large, purely systolic networks will outperform high wire organizations when the networks have a large number of inputs.

Considering the practical limitation of the size of a die or a wafer, which determines the number of inputs of the network, the input size of the network further determines area, time and pipeline period. We have compared both limitations and advantages of the systolic and high wire organizations. Systolic and high wire organizations require O(n^2) area, but systolic arrays requires n^2 processors, compared with O(nlogn) for high wire organizations. Systolic arrays provide a constant communication overhead compared with a dominant high wire organizations. We have merged the communication advantages of systolic arrays along with an optimal number of processors of high wire organizations, into a novel communication methodology, referred as Locally Long, Globally Short connection methodology. This results in a new and important approach which gives users a whole class of networks to solve a given problem. This class of architectures can be further viewed as a systolic organization using smaller networks of sub cells whose area and wire delay can be controllable, and hence we refer to this as systolic arrays with Cells of controllable complexity.
CONCLUSIONS

We have shown that the communication architecture can be viewed as a two level hierarchy -- the intercell communication and the intracell communication. A complex cell of r-inputs is proposed as a building block with the intercell communication following a nearest neighbor (systolic) pattern, where it provides a constant pipeline period.

Using our approach the complexity of intracell interconnection will vary from application to application, depending on user requirements; thus there is a whole class of networks for solving a given problem. We have explored this basic concept in a number of application areas including sorting, interconnection networks and FFT computation.

We have proposed new sorting networks using triangular and square type arrays with our LLGS methodology. Bitonic and odd-even merge sorting are used as a basic communication structure, i.e., the local long communication architectures. These cells are connected with their nearest neighbor and/or selected nearest neighbors.

We have shown that a rearrangeable triangular interconnection network is possible which uses local Benes network and global systolic organizations.

In applying this generic architecture to FFT computation we have shown that, based on our approach, a linear systolic array of butterfly networks is an attractive solution. This solution for the FFT is not new but we have derived this structure from a different perspective - that of controlling the length of the longest wire depending on user requirements. We have also generalized our approach for FFT computation.

In each of the three application areas, we have shown that the problem may be handled by a systolic array of cells where the size and hence the complexity of cells is determined by the user requirements.

In chapter 5, we have looked at actual VLSI implementations in a case study of a butterfly network and a systolic network. We have shown that the area of the systolic network is far
greater than that of the butterfly and, as expected, both areas increase quadratically with increasing number of inputs to the network. We have modeled a standard technique for laying out a butterfly network and have used this to estimate the area, the latency period and the pipeline period of a butterfly of any arbitrary size. This technique has allowed us to predict the area, pipeline period and latency period of a systolic array where each cell is a butterfly network. It is interesting to note that, even at the current state of the art for routing applications, our approach of using a systolic array using cells of controllable complexity gives superior performance over existing solutions. We have further demonstrated how to choose different cell sizes according to the speed requirement. As a result, the interconnection area dominates the array. We expect that for applications such as sorting and FFT, we will see the same advantages when VLSI/ULSI technology allows a higher circuit density.

6.3 SUGGESTIONS FOR FUTURE WORK

In practice, metal layers do not scale in proportion to the scaling factor of channel length. For example, in the Northern Telecom 3μ CMOS technology, the metal1 and metal2 widths are both 3μm, whereas in 1.2μ technology the metal1 and metal2 widths are 2μm and 2.4μm, respectively. Even under such a relatively small change in technology, the assumption of ideal scaling fails. New scaling models must be developed that will predict such variations for much wider ranges of technology.

We expect, that with increasing fabrication density, more soft faults will occur in ULSI systems on silicon. Fault tolerance aspects of controllable complexity architectures are important to identify; this will be a fruitful area of future study.
CONCLUSIONS

Testability aspects of locally long, globally short connection methodology or cells of controllable complexity architectures are also an important and fruitful area for future study.

Wafer Scale Integration (WSI) provides very large silicon real estate and we project that controllable complexity architectures will be powerful structures in this fabrication medium. Such work will be further enhanced by expanding the types of bit level implementation within these architectures.

Multi Chip Modules (MCM) is another important area which effectively provides very large silicon area for processing, where the concept of locally long, globally short connections is significant.

Finally, it would be interesting to expand our architectural structures to a wide class of high speed arithmetic computation problems.
REFERENCES


110


REFERENCES


37. Kurdahi, F. J., and A. C. Parker, "Techniques for Area Estimation of VLSI


39. Leighton, T. and C. E. Leiserson, "Wafer-Scale Integration of Systolic Arrays." 


Introduction to VLSI Systems, Mead and Conway, Addison-Wesley, 1980.

42. Lighton, F. T., "Complexity Issues in VLSI Optimal Layouts for Shuffle-Exchange 
Graph and Other Networks", MIT Press, 1983.

43. Lipton, J. R. and R. Sedgewick, "Lower Bounds for VLSI," STOC., pp 300-307, 
1981.

44. Mead, C. A. and L. A. Conway, "Introduction to VLSI Systems", Addison Wesley, 
1980.


46. Meindl, J. D., "Opportunities for Gigascale Integration (GSI)", Symposium on VLSI 

47. Meindl, J. D., "Ultra-Large Scale Integration", IEEE Trans. on Electron Devices, 

48. Moore, W., McCabe and R. Urquhart, "Systolic Arrays", The First International 
Workshop on Systolic Arrays, 1986.

49. Muller, D. E. and F. P. Preparata, "Bounds to Complexities of Networks for Sorting 
REFERENCES


REFERENCES


VITA AUCTORIS

Gopal Panneerselvam was born in Mayiladuthurai, Tamil Nadu, India in 1952. He graduated from University of Madras in 1973 with a B.Sc., in Physics. He received an M.Sc. degree from the same University in 1978. He received an M. Tech. degree from the Indian Institute of Science, Bangalore in 1980. In 1987, he received an M.Sc. degree in Electrical Engineering from University of Manitoba, Winnipeg. He is currently a candidate for the Ph. D. degree in Electrical Engineering at the University of Windsor.