A high level synthesis of a fibre channel core for a system-on-chip implementation.
Date of Award
Electrical and Computer Engineering
Engineering, Electronics and Electrical.
Creative Commons License
This work is licensed under a Creative Commons Attribution-Noncommercial-No Derivative Works 4.0 License.
A high performance standardized System-on-Chip (SoC ) communication system has been developed as an embedded core. A high level synthesis of a Fibre Channel core has been realized that takes advantage of the performance advantages and specifications associated with the Fibre Channel protocol. A soft IP core of a Fibre Channel port is presented in the form of a register transfer level (RTL) descriptor language which can be implemented in arbitrary target technologies. A full-speed (1.0625 GHz link clock) sign-off quality tape-out of the design in TSMC's 0.18 mum technology has been carried out using a design flow centered on the Cadence SoC Encounter platform. Paper copy at Leddy Library: Theses & Major Papers - Basement, West Bldg. / Call Number: Thesis2005 .K84. Source: Masters Abstracts International, Volume: 44-03, page: 1456. Thesis (M.A.Sc.)--University of Windsor (Canada), 2005.
Kuendiger, Till., "A high level synthesis of a fibre channel core for a system-on-chip implementation." (2005). Electronic Theses and Dissertations. 639.