A PVT resilient short-time measurement solution for on-chip testing

Document Type

Article

Publication Date

5-1-2018

Publication Title

Microelectronics Journal

Volume

75

First Page

35

Keywords

Delay locked loops, PVT, Short-time measurement, Time to digital converter

Last Page

40

Abstract

As technology continues to shrink, the challenges of developing manufacturing tests for integrated circuits become more difficult to address. To detect parametric faults of new generation of integrated circuits such as 3D ICs, on-chip short-time intervals have to be accurately measured. The accuracy of an on-chip time measurement module is heavily affected by process, supply voltage, and temperature (PVT) variations. This paper presents a new on-chip time measurement scheme where the undesired effects of PVT variations are attenuated significantly. Two Delay Locked Loops (DLLs) are utilized to implement a robust Vernier delay line to measure on-chip time intervals. Measurement results from a fabricated prototype using CMOS 0.18 μm technology indicate that the proposed DLL based TDC reduces the effects of PVT by more than tenfold compared to the conventional on-chip TDC using a Vernier delay line.

DOI

10.1016/j.mejo.2018.02.005

ISSN

00262692

Link to Full Text

Share

COinS